TM58PC20 Data Sheet

Tenx reserves the right to change or discontinue this product without notice.

tenx technology inc.

1. Feature

ROM: 2K x 14 bits

RAM: 72 x 8 bitsSTACK: 2 Levels

Advance mode and General mode

I/O ports: 20 I/O PAD

• Timer/counter: 8bits x1 (TMR0)

Prescaler: 8 Bits

 Watchdog Timer: On chip WDT based on internal RC oscillator. The shortest period is 20mS; user can extend the WDT overflow period to 2.56S by using prescaler.

Power-On Reset & Watchdog timer overflow Reset

Reset Timer: 20 mS (5V)

One internal RC Oscillator

Four external Oscillate modes: RC, LP Crystal, NT Crystal and HS Crystal.

Operation Voltage: 2.2V∼5.5V

Instruction set: 78


Wake-up: Port B (PB₇~ PB₀)

Reset vector: 7FFH

2. Pin Definition & Pad Assignment

RTCC	1		28	RESETB
VDD	2		27	OSC ₁
NC	3		26	OSC ₂
VSS	4		25	PC7
NC	5		24	PC ₆
PA_0	6		23	PC ₅
PA ₁	7		22	PC ₄
PA_2	8		21	PC ₃
PA ₃	9		20	PC ₂
PB ₀	10		19	PC ₁
PB ₁	11		18	PC ₀
PB ₂	12		17	PB7
PB ₃	13		16	PB ₆
PB ₄	14		15	PB ₅
Daalaa	T	CDID/TI	ACOD!	

Package Types: SDIP(TM58PC20SD28C) \
DIP(TM58PC20D28C) \
SOP(TM58PC20S28C) \
SSOP(TM58PC20SS28C)



Package Types: SDIP(TM58PC20SD20C) SOP(TM58PC20S20C)

PC ₅	1	18	PB7
PC ₆	2	17	PB ₆
PC ₇	3	16	PB ₅
OSC2	4	15	PB4
OSC1	5	14	PB₃
RESETB	6	13	PB ₂
VDD	7	12	PB ₁
VSS	8	11	PB ₀
PA ₀	9	10	PA ₁

Package Types: SDIP(TM58PC20SD18C) SOP(TM58PC20S18C)

PIN description


Pin name	I/O	Description
RTCC	[External clock input to TMR0 counter
PA ₃₋₀	I/O	I/O port
PB ₇₋₀	I/O	I/O port & wake-up (input mode)
PC ₇₋₀	I/O	I/O port
RESETB	I	System reset signal input
OSC ₁	-	Oscillator input
OSC ₂	0	Oscillator output
VDD	Р	Power input
VSS	Р	Ground input

I: Input; O: Output; I/O: Bi-direction; P: Power

3. Control Register

Name	Addr	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG (Instruction)					TYPE	CPT	WDTE	FOSC1	FOSC0
SELECT				SUR0	EDGE0	PSA	PS2	PS1	PS0
IAR	\$00		A6	A5	A4	A3	A2	A1	A0
TMR0	\$01	D7	D6	D5	D4	D3	D2	D1	D0
PC	\$02	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	\$03		SA1	SA0	\overline{TO}	\overline{PD}	Z	DC	С
BSR	\$04		D6	D5	D4	D3	D2	D1	D0
I/O Port _A	\$05					PA3	PA2	PA1	PA_0
I/O Port _B	\$06	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
I/O Port _C	\$07	PC7	PC6	PB5	PC4	PC3	PC2	PC1	PC0

4. System Block Diagram



5

5. Memory Map

TM58PC20 memory is organized into program memory and data memory.

5-1. Program memory

There are only 512 words of the same page that can be directly addressed. Extra program memory can be addressed by setting bit 6~5 of status register. The sequence of instructions is controlled via the program counter (PC), which automatically increases 1. However, the sequence can be changed by skip, call and goto instructions or by moving data to the PC.

TM58PC20 has an 11-bits program counter capable of accessing 2K spaces. If accessing address has over 2K, then the address will map to physical 2K memories, i.e. 2K+M will be mapped to M. A NOP at the reset vector location will cause a restart at address 000h. A simple map to induce illustrate ROM organization is shown in figures 5-1.




Figure 5-1: The ROM Organization

5-2. Configuration memory

The configuration word is located 800H that contains OSC selection, WDT enable, code protection and type selection.

Bit	Symbol	Description							
		Bit₁	Bito	OSC Type	Resonance Frequency				
		0	0	LP (low speed)	32~200K hz				
1~0	FOSC ₁ ~FOSC ₀	0	1	NT _(Normal speed)	200K~10M hz				
		1	0	HS (high speed)	10~20M hz				
		1	1	RC	32K ~ 6M hz				
2	WDTE	1: WD	: Watc T enab T disak	=	ble control				
3	CPT	CPT: Code Protection bit 1: OFF 0: ON							
4	TYPE	1: Adv	TYPE: Select operating mode 1: Advanced mode 2: General mode						

Figure 5-2: The Configuration Word

5-3. Data memory

Data memory is composed of special function registers and general-purpose ram.

TM58PC20 has 72 general-purpose registers that accessed by using a bank select scheme. The special function registers include the program counter (PC), the timer (TMR0) register, the status register, the bank select register, and the I/O port registers. Furthermore, TM58PC20 has 3 auxiliary registers that include indirect addressing register (IAR), the select register (Select) and the I/O direction register (IODIR). The register map of TM58PC20 is shown in figure 5-3.

	Bank0	Bank1	Bank2	Bank3				
00h	IAR							
01h	TMR0							
02h	PC							
03h	STATUS							
04h	BSR	Man	hack to address in	Rank∩				
05h	PORTA	Map back to address in Bank0						
06h	PORTB							
07h	PORTC							
08h~0fh	General Purpose Register							
8+16*4=72	General Purpose Register 10-1F	General Purpose Register 30-3F	General Purpose Register 50-5F	General Purpose Register 70-7F				

Figure 5-3: The Register Map of TM58PC20A

- **5-3-1.** The IAR (indirect addressing register) is not a physical register and is used to assist BSR with indirect addressing. Any instruction attempts to access IAR actually mapping to another address that is pointed by BSR. Since IAR is not a material circuit, user reads IAR itself (BSR=00H) will always return 00h at data bus. Writing to IAR itself will like NOP.
- **5-3-2.** Select register is used to control WDT and TMR0. It has not assigned a specific address in data memory and can only set control bits by select instruction, i.e. it is write-only register. The context of accumulator will be sent to the select register by executing the select instruction. If select register has never set by program, its default value is 3FH. We drew Figure 5-4 to explain how to set select register.

Bit	Symbol		Description							
		PS2	PS1	PS0	TMR0 rate	WDT rate				
		0	0	0	1:2	1:1				
		0	0	1	1:4	1:2				
		0	1	0	1:8	1:4				
2~0	PS2~PS0	0	1	1	1:16	1:8				
		1	0	0	1:32	1:16				
		1	0	1	1:64	1:32				
		1	1	0	1:128	1:64				
		1	1	1	1:256	1:128				
					gnment bit					
3	PSA	1: Pres	1: Prescaler assigned to WDT							
			0: Prescaler assigned to TMR0							
					ce signal edge contr					
4	EDGE0	1: incre	ement	when F	l→L transition on ex	ternal clock				
		0: incre	ement	when L	.→H transition on ex	ternal clock				
	SUR0: TMR0 clock source bit									
5		1: RTCC input								
		0: (Sys	stem cl	ock)/4	or internal instructior	n cycle				

Figure 5-4: Select Register

- **5-3-3.** The I/O Direction control register is similar to the Select register that is write-only register. To set an I/O port pin as input, the corresponding direction control bit must be high. Similarly, the zero represents output. Any direction control bit can be programmed individually as input or output by using IODIR instruction. If the register is not programmed, than all I/O ports always keep input mode.
 - PC (program counter) is 11-bit wide binary counter and increases itself for every instruction cycle, except the following conditions.
 - 1. call, goto, Igoto and Icall: the label will move to PC
 - 2. retla and ret: the top value of stack will pop to PC

Incrementing PC when it changes to the next higher page. It should be noted that the page select bits in the status register would not be changed synchronously. The following Goto, Call, or MOVAM 02H will return to the previous page, unless the page select bits have been updated in program. In order to reduce the complexity of programming, TM58PC20 provides 2 instructions to facilitate subroutine call and branch handling which are LCALL and LGOTO. LCALL and LGOTO can address to

8

anywhere in the ROM, but the page select bits are unnecessary. The attached operands of CALL and GOTO are 8-bit and 9-bit respectively, and so need extra bits (page select bits) to address whole memory. However, LCALL and LGOTO have 11-bit wide operands that are easy to address the total ROM space.

- TMR0 is 8-bit wide binary counter/timer. This register increases by an external signal edge applied to RTCC pin, or by internal instruction cycle. It has the following features.
 - A. Readable and writeable
 - B. Synchronize with 2 internal clocks
 - C. Can use programmable prescaler by setting select register

The other details will be described in follow-up chapter.

Status register contains page select bits, time out bit, power down bit and the status of ALU. Please note that \overline{TO} and \overline{PD} are controlled by hardware and unchangeable by program.

Bit	Symbol			Desc	cription				
		Carry	and \overline{B}	orrow bit:					
0	С		ADD	instruction	SUB instruction				
		1: a ca 0: no c	rry occ	curred from the MSB	1: no borrow (Note1) 0: a borrow occurred from the MSB				
		Nibble	Carry	and Nibble Borrow	bit				
1	DC			instruction	SUB instruction				
	DC			n the low nibble bits					
				It occurred	0: a borrow from the low nibble bits				
		0: no c			of the result occurred				
	7	Zero bit:							
2	Z		1: the result of a logic operation is zero D: the result of a logic operation is not zero						
					THOU ZETO				
3				flag bit: ^(Note2) r-on or by the CLRW	DT instruction				
١	PD			-EEP instruction	DT ITISTI UCTION				
4	\overline{TO}		out flag		DT or SI EEP instruction				
	10		after power-on or by the CLRWDT or SLEEP instruction Occur WDT time-overflow						
		PA1	PA2		Page Location				
		0	0	Pa	ge 0 (000H~1FFH)				
6~5	SA1~SA0	0	1		ge 1 (200H~3FFH)				
		1	0		ge 2 (400H~5FFH)				
		1	1		ge 3 (600H~7FFH)				

Figure 5-5: Status Register

9

Note1: A SUB instruction is executed by adding the 2's complement of the subtrahend, so C = 1 represents positive result. The Figure 5-5-1 shows the relation between C-bit and borrow.

B0H-50H								5()H-	-B	OΗ								
	С	В7	В6	B5	B4	ВЗ	B2	В1	В0		С	В7	B6	B5	B4	ВЗ	B2	В1	В0
		1	0	1	1	0	0	0	0			0	1	0	1	0	0	0	0
=	1	0	1	1	0	0	0	0	0	=	0	1	0	1	0	0	0	0	0

Figure 5-5-1

Note2: The \overline{TO} and \overline{PD} bits are active low that can be used to determine different causes of reset. The Figure 5-5-2 illustrates the value of \overline{TO} and \overline{PD} after the relative reset events.

\overline{TO}	\overline{PD}	Reset Event			
0	0	WDT time out from sleep mode			
0	1	WDT time out from normal mode			
1	0	RESETB reset from sleep			
1	1	Power on reset			
Unchanged	Unchanged	RESETB reset from normal			

Figure 5-5-2

■ BSR (bank select register) is associated with IAR to indirectly access the data memory. The direct addressing must rely on BSR to access bank1 ~ bank3, because there are only 5-bit wide address operands in general mode. The bit 6~5 of BSR are used to select the specifiable memory bank. These address regions 20H~2FH, 40H~4FH and 60H~6FH are not accessible, these address will be mapped to 00H~0FH (Bank₀). The addressing map is shown in Figure 5-6.




Figure 5-6: The Direct and Indirect Addressing Map

 Ports A~C are programmable I/O ports. Please note that read I/O instruction always read the I/O pin even though the pin is output mode. On reset, all I/O pins were set as input mode until IODIR has been changed.

6. Functional Description

6-1. TMR0 and Watchdog timer

Figure 6-1 shows the block diagram of the TMR0/WDT prescaler. As shown in the figure, the prescaler register can be a pre-scaler for TMR0 or be a post-scaler for WDT.




Figure 6-1: Block Diagram of the TMR0/WDT Prescaler

The TMR0 is an 8-bit timer/counter. The clock source of TMR0 can come from the instruction clock or the external clock.

A. To select the instruction clock, the SUR₀ bit of the select register should be clear. When no prescaler is used, TMR₀ will increase by 1 at every instruction cycle.

11

Preliminary

B. To select the external clock, the SUR₀ bit of the select register should be set. In this mode, TMR0 relies on the EDGE₀ bit to determine that TMR0 is increased by 1 at every falling or rising edge. When an external clock is used for TMR0, a problem must be noted that the external clock synchronizes with internal clock. TM58PC20 synchronizes external clock by sampling internal clock at T2 and T4. If external pulse is smaller than 2 internal cycles, the pulse maybe ignored. Therefore, the external clock must keep stable state (high or low) for at least 2 internal cycles.

The WDT counter is an 8-bit binary counter. The clock source of WDT is provided by an independent on-chip RC oscillator that does not need any external clock. Therefore, the WDT will keep counting even if the chip has slept already. A WDT time-out will restart system and set the time-out flag bit (bit4 of status register) as "0". The WDT time-out period vary with temperature, power voltage and process. This period can be improved via the prescaler. The maximum division ratio can up to 1:128 by setting PS2~PS0 as "111".

The prescaler can be assigned to either the TMR0 or the WDT via the PSA bit. Note that either WDT or TMR0 can employ the prescaler simultaneously. The following examples (2-3) must be executed when changing PSA form TMR0 to the WDT and form WDT to the TMR0 respectively. These examples can avoid an unintended time-out reset.

Clrwdt

Clrm TMR0 ;clear prescaler & TMR0

Movla B'00xx1111'

Select

Clrwdt

Movla B'00xx1xxx'; set prescaler to

desired

Select ;WDT rate

Clrwdt ;clear prescaler & WDT

Movla B'00xx0xxx'
Select ;set prescaler to TMR0

with

;new rate

Example-2: Change prescaler form TMR0 to WDT

Example-3: Change prescaler form WDT to TMR0

When the prescaler is assigned to WDT, "CLRWDT" and "SLEEP" instruction will clear the prescaler and the WDT. When the prescaler is assigned to TMR0, the prescaler will be cleared by any instruction that writes to TMR0.

6-2. Reset

TM58PC20 may be reset by one of the following conditions:

- (1) Power-on
- (2) RESETB pin input a negative pulse
- (3) WDT timer out reset (if enabled).




Figure 6-2: Scheme of the Reset Controller

As shown in the figure 6-2, three reset conditions are listed. In general, we call the first one reset-cases as cold reset. The cold reset time may be too short for slow crystals and RC oscillators that require much longer than setup time (note) to oscillate.

Note: The setup time is approximately 20mS that will affect due to power voltage, process and temperature variations.

The last two cases are called warm reset. The different reset events will affect registers and ram. The \overline{TO} and \overline{PD} bits can be used to determine the type of reset. These relation are listed in figure 6-3.

Address	Name	Cold Reset	Warm Reset
N/A	Accumulator	xxxx xxxx	pppp pppp
N/A	IODIR	1111 1111	1111 1111
N/A	Select	11 1111	11 1111
00h	IAR		
01h	TMR0	xxxx xxxx	pppp pppp
02h	PC	111 1111 1111	111 1111 1111
03h	STATUS	0001 1xxx	000? ?ppp ¹
04h	BSR	1xxx xxxx	1ррр рррр
05h	PORTA	0000 xxxx	0000 pppp
06h	PORTB	XXXX XXXX	pppp pppp
07h	PORTC	XXXX XXXX	pppp pppp
	General Purpose RAM	Xxxx xxxx	Рррр рррр

Figure 6-3: RESET CONDITIONS

"X": unknown; "P": previous data; "?": value depends on condition;

6-3. ADVANCED MODE

In advanced mode, we provide wake up function. Chip can be wake up from Sleep mode when the logic of the input pin of the Port B is changed. So we need to read the logic of the input pin before sleep. In advanced mode, the use of a pull-up resistor for the input pin of Port B. You can set the I/O direction of Port B by "IODIR" instruction. If the chip waked up from sleep state, the next instruction of SLEEP will be executed.

Wake up

```
movla 0fh
iodir 06h ;; set i/o direction of port b
. . .
movm 06h,a ;; read the voltage of the input pin before sleep
sleep ;; only portb3210 cab be wakeup
call delay20ms ;;this instruction will be execrated after wake up
```

Example 1: Wake up

The denounce time is the interval that must pass before a second pressing of a key is accepted. User can set this interval with the delay routine (See Example 1).

Key bounce

Example 2: Key_Debounce

7. Instruction Set

Mnemonic Operands	Instruction Code (Advance)	Cycles	Status Affected	OP-code
ADDAM M, m	(M)+(acc) → (M)	1	C, DC, Z	10 0101 1MMM MMMM
ADDAM M, a	(M)+(acc) → (acc)	1	C, DC, Z	10 0101 0MMM MMMM
ANDAM M, m	$(M) \cdot (acc) \rightarrow (M)$	1	Z	10 0100 1MMM MMMM
ANDAM M, a	$(M) \cdot (acc) \rightarrow (acc)$	1	Z	10 0100 0MMM MMMM
ANDLA I	Literal \cdot (acc) \rightarrow (acc)	1	Z	11 1001 iiii iiii
BCM M, b0	Clear bit0 of (M)	1	None	00 1100 0MMM MMMM
BCM M, b1	Clear bit1 of (M)	1	None	00 1100 1MMM MMMM
BCM M, b2	Clear bit2 of (M)	1	None	00 1101 0MMM MMMM
BCM M, b3	Clear bit3 of (M)	1	None	00 1101 1MMM MMMM
BCM M, b4	Clear bit4 of (M)	1	None	00 1110 0MMM MMMM
BCM M, b5	Clear bit5 of (M)	1	None	00 1110 1MMM MMMM
BCM M, b6	Clear bit6 of (M)	1	None	00 1111 0MMM MMMM
BCM M, b7	Clear bit7 of (M)	1	None	00 1111 1MMM MMMM
BSM M, b0	Set bit0 of (M)	1	None	00 1000 0MMM MMMM
BSM M, b1	Set bit1 of (M)	1	None	00 1000 1MMM MMMM
BSM M, b2	Set bit2 of (M)	1	None	00 1001 0MMM MMMM
BSM M, b3	Set bit3 of (M)	1	None	00 1001 1MMM MMMM
BSM M, b4	Set bit4 of (M)	1	None	00 1010 0MMM MMMM
BSM M, b5	Set bit5 of (M)	1	None	00 1010 1MMM MMMM
BSM M, b6	Set bit6 of (M)	1	None	00 1011 0MMM MMMM
BSM M, b7	Set bit7 of (M)	1	None	00 1011 1MMM MMMM
BTMSC M, b0	If bit0 of (M) = 0, skip next instruction	1 + (skip)	None	00 0100 0MMM MMMM
BTMSC M, b1	If bit1 of (M) = 0, skip next instruction	1 + (skip)	None	00 0100 1MMM MMMM
BTMSC M, b2	If bit2 of (M) = 0, skip next instruction	1 + (skip)	None	00 0101 0MMM MMMM
BTMSC M, b3	If bit3 of (M) = 0, skip next instruction	1 + (skip)	None	00 0101 1MMM MMMM
BTMSC M, b4	If bit4 of (M) = 0, skip next instruction	1 + (skip)	None	00 0110 0MMM MMMM
BTMSC M, b5	If bit5 of (M) = 0, skip next instruction	1 + (skip)	None	00 0110 1MMM MMMM
BTMSC M, b6	If bit6 of (M) = 0, skip next instruction	1 + (skip)	None	00 0111 0MMM MMMM
BTMSC M, b7	If bit7 of (M) = 0, skip next instruction	1 + (skip)	None	00 0111 1MMM MMMM
BTMSS M, b0	If bit0 of (M) = 1, skip next instruction	1 + (skip)	None	00 0000 0MMM MMMM

Mnemonic Operands	Instruction Code (Advance)	Cycles	Status Affected	OP-code
BTMSS M, b1	If bit1 of (M) = 1, skip next instruction	1 + (skip)	None	00 0000 1MMM MMMM
BTMSS M, b2	If bit2 of (M) = 1, skip next instruction	1 + (skip)	None	00 0001 0MMM MMMM
BTMSS M, b3	If bit3 of (M) = 1, skip next instruction	1 + (skip)	None	00 0001 1MMM MMMM
BTMSS M, b4	If bit4 of (M) = 1, skip next instruction	1 + (skip)	None	00 0010 0MMM MMMM
BTMSS M, b5	If bit5 of (M) = 1, skip next instruction	1 + (skip)	None	00 0010 1MMM MMMM
BTMSS M, b6	If bit6 of (M) = 1, skip next instruction	1 + (skip)	None	00 0011 0MMM MMMM
BTMSS M, b7	If bit7 of (M) = 1, skip next instruction	1 + (skip)	None	00 0011 1MMM MMMM
CALL I	Call subroutine	2	None	11 0110 iiii iiii
CLRA	Clear accumulator	1	Z	10 0001 0000 0000
CLRM M	Clear memory M	1	Z	10 0001 1MMM MMMM
CLRWDT	Clear watch-dog register	1	TO, PO	10 0000 0000 0001
COMM M, m	\sim (M) \rightarrow (M)	1	Z	10 0010 1MMM MMMM
COMM M, a	~(M) → (acc)	1	Z	10 0010 0MMM MMMM
DECM M, m	Decrement M to M	1	Z	10 0110 1MMM MMMM
DECM M, a	$(M) - 1 \rightarrow (acc)$	1	Z	10 0110 0MMM MMMM
DECMSZ M, m	(M) - 1 \rightarrow (M), skip if (M) = 0	1 + (skip)	None	10 0111 1MMM MMMM
DECMSZ M, a	(M) - 1 \rightarrow (acc), skip if (M) = 0	1 + (skip)	None	10 0111 0MMM MMMM
GOTO I	Goto branch	2	None	11 101i iiii iiii
INCM M, m	$(M) + 1 \rightarrow (M)$	1	Z	10 1000 1MMM MMMM
INCM M, a	(M) + 1 → (acc)	1	Z	10 1000 0MMM MMMM
INCMSZ M, m	$(M) + 1 \rightarrow (M)$, skip if $(M) = 0$	1 + (skip)	None	10 1001 1MMM MMMM
INCMSZ M, a	(M) + 1 \rightarrow (acc), skip if (M) = 0	1 + (skip)	None	10 1001 0MMM MMMM
IODIR M	Set i/o direction	1	None	10 0000 0000 0MMM
IORAM M, m	(M) ior (acc) → (M)	1	Z	10 1111 1MMM MMMM
IORAM M, a	(M) ior (acc) → (acc)	1	Z	10 1111 0MMM MMMM
IORLA I	Literal ior (acc) → (acc)	1	Z	11 0011 iiii iiii
LCALL I	Call subroutine. However, LCALL can addressing 2K address	2	None	01 Oiii iiii iiii
LGOTO I	Go branch to any address	2	None	01 1iii iiii iiii

Mnemonic Operands	Instruction Code (Advance)	Cycles	Status Affected	OP-code
MOVAM m	Move data form acc to memory	1	None	10 0000 1MMM MMMM
MOVLA I	Move literal to accumulator	1	None	11 0001 iiii iiii
MOVM M, m	$(M) \rightarrow (M)$	1	Z	10 0011 1MMM MMMM
MOVM M, a	(M) → (acc)	1	Z	10 0011 0MMM MMMM
NOP	No operation	1	None	10 0000 0000 0000
RET	Return	2	None	11 1111 0111 1111
RETLA I	Return and move literal to accumulator	2	None	11 1100 iiii iiii
RLM M, m	Rotate left from m to itself	1	С	10 1100 1MMM MMMM
RLM M, a	Rotate left from m to acc	1	С	10 1100 0MMM MMMM
RRM M, m	Rotate right from m to itself	1	С	10 1110 1MMM MMMM
RRM M, a	Rotate right from m to acc	1	С	10 1110 0MMM MMMM
SELECT	Set select register	1	None	10 0000 0000 0010
SLEEP	Enter sleep (saving) mode	1	TO, PO	10 0000 0000 0011
SUBAM M, m	(M)–(acc) → (M)	1	C, DC, Z	10 1010 1MMM MMMM
SUBAM M, a	(M) –(acc) → (acc)	1	C, DC, Z	10 1010 0MMM MMMM
SWAPM M, m	Swap data from m to itself	1	None	10 1101 1MMM MMMM
SWAPM M, a	Swap data from m to acc	1	None	10 1101 0MMM MMMM
XORAM M, m	(M) xor (acc) → (M)	1	Z	10 1011 1MMM MMMM
XORAM M, a	(M) xor (acc) → (acc)	1	Z	10 1011 0MMM MMMM
XORLA I	Literal xor (acc) → (acc)	1	Z	11 1000 iiii iiii

8. Electrical Characteristics

8-1. Absolute Maximum Ratings

Supply Voltage Vss-0.3V to Vss+5.5V Storage Temperature- 50° C to 125° C Input Voltage Vss-0.3V to VDD+0.3V Operating Temperature 0° C to 70° C

8-2. DC Characteristics

Symbol	Parameter		Test Conditions	Min.	Type	Max.	Unit	
Syllibol	Faranietei	VDD	Conditions	IVIIII.	Туре			
VDD	Operating Voltage			2.2		5.5	V	
VIH	Input High Voltage	5V	I/O Port	2		VDD	V	
VIL	Input Low Voltage	5V	I/O Port			0.8	V	
		 \	WDT disable		1			
IDD1	Standby Current	5V	WDT enable		5			
וטטו	Standby Current	3V	WDT disable		1		uA	
		31	WDT enable		2			
	Input Leakage Current	5V	Vin=VDD, VSS		1			
IIL		3V	Vin=VDD, VSS		1		uA	
	I/O Port Driving Current		Voh=4.5V		9			
		5V	Voh=4V		16			
1011			Voh=3.5V		22		A	
IOH			Voh=2.7V		4		mA	
		3V	Voh=2.1V		8			
			Voh=1.5V		12			
			Vol=0.5V		3			
		5V	Vol=01V		10			
IOL	I/O Port Sink		Vol=1.5V		17		A	
	Current		Vol=0.3V		1		mA	
		3V	Vol=0.9V		8			
			Vol=1.5V		21			
Б	Pull up	5V	Port B input only		110		K O	
R	resistance	3V Port B input only			290		ΚΩ	

8-3. AC Characteristics

Symbol	Parameter	Te	st Conditions	Min	Туре	Max	Unit
Syllibol	Farameter	VDD	Conditions	IVIIII	ı ype	IVIAX	Offic
fsys1	System	5V	LP Crystal mode	32		200	Khz
13931	Clock	3V	Li Ciystai illoue	32		200	
fsys1	System	5V	NT Crystal mode	0.2		10	Mhz
15951	Clock	3V	INT Crystal mode	0.2		10	
fsys3	System	5V	HS Crystal mode	10		20	Mhz
13930	Clock	3V	110 Crystal mode				
fsys4	System	5V	RC mode			6	Mhz
13934	Clock	3V	TO Mode			6	
Twdt	Watchdog	5V			20		mS
TWUL	Timer	3V			30		
Trht	Reset Hold	5V			20		mS
11111	Time	3V			30		

8-4. External RC Tables

RC frequency form (5V, 25 $^{\circ}$ C)

Cent	Rest	1	2	3	4	5	6	7	8	9
	3.3k	3.94M	3.93M	3.92M	3.92M	3.89M	3.92M	3.96M	3.90M	3.92M
	5.1k	3.02M	3.02M	3.01M	3.01M	2.99M	3.01M	3.03M	3.01M	3.02M
20pf	10k	1.87M	1.87M	1.86M	1.86M	1.85M	1.86M	1.87M	1.86M	1.86M
	100k	234K	234K	233K	232K	232K	232K	232K	232K	232K
	3.3k	1.58M	1.58M	1.58M	1.57M	1.57M	1.57M	1.58M	1.57M	1.58M
100-6	5.1k	1.09M	1.09M	1.09M	1.08M	1.08M	1.09M	1.09M	1.09M	1.09M
100pf	10k	613K	611K	611K	606K	608K	609K	613K	610K	610K
	100k	66K								
	3.3k	763K	763K	762K	757K	757K	762K	764K	763K	362K
300pf	5.1k	511K	510K	510K	507K	506K	508K	509K	510K	508K
	10k	276K	276K	275K	274K	274K	275K	277K	275K	274K
	100k	28K								

RC frequency form (3V, 25° C)

Cent	Rest	1	2	3	4	5	6	7	8	9
	3.3k	2.96M	2.94M	2.92M	2.94M	2.92M	3.01M	3.05M	3.00M	3.00M
	5.1k	2.48M	2.48M	2.48M	2.51M	2.51M	2.50M	2.54M	2.51M	2.52M
20pf	10k	1.76M	1.76M	1.75M	1.77M	1.76M	1.76M	1.78M	1.76M	1.78M
	100k	278K	278K	276K	275K	274K	274K	273K	277K	278K
	3.3k	1.52M	1.52M	1.51M	1.53M	1.51M	15.4M	1.54M	1.52K	1.53M
	5.1k	1.13M	1.14M							
100pf	10k	684K	686K	680K	681K	682K	682K	680K	684K	80K
	100k	82K	82K	81K	81K	81K	81K	80K	81K	821K
	3.3k	825K	825K	820K	820K	821K	821K	821K	820K	574K
300pf	5.1k	577K	574K	573K	574K	570K	573K	572K	574K	322K
	10k	325K	324K	323K	322K	321K	321K	321K	323K	322K
	100k	35K	35K	35K	35K	35K	35K	34K	34K	35K