



十速科技股份有限公司
tenx technology inc.

TM59PE40
8 Bit Microcontroller

TM59PE40

User's Manual

tenx technology, inc.

Contents

1. Overview	2
1.1 FEATURES	2
1.2 Clock Scheme and Instruction Cycle	5
1.3 Addressing Mode	6
1.4 ALU and Working (W) Register	7
1.5 STATUS Register	7
1.6 Interrupt	8
1.7 Reset	9
1.8 Power-Down Mode	9
1.9 Instruction Set	10
2. Control Registers	24
3. 8-Bit Timer	58
4. PWM	63
5. Buzzer Out	66
6. I/O Ports	68
7. LCD Controller	75
8. Serial I/O	81
9. Electrical Characteristics	84
10. Packaging Information	89

1. Overview

1.1 FEATURES

- (1). **Memory**
 - 208-byte general purpose register include LCD-Buffer (RAM)
 - 4Kx14 internal program memory (OTP ROM)
- (2). **Oscillation Sources**
 - Crystal, Ceramic, SUB Clock
 - CPU clock divider (1/1, 1/4, 1/8, 1/16)
- (3). **Instruction Set**
 - 35 instructions
- (4). **Instruction Execution Time**
 - 125 ns at 16 MHz fosc (minimum)
- (5). **Interrupts**
 - 13 interrupt sources with one vector / one level
- (6). **I/O Ports**
 - Total 52 bit-programmable pins
- (7). **Timers**
 - Two 8-bit timer/counter. Interval mode. (Timer0, 1)
Configurable as one 16-bit timer/counter.
 - External Clock Source(Timer 0)
 - One Real-time and interval time measurement (Timer2)
- (8). **PWM**
 - One 8-bit PWM (6-bit base + 2-bit extension)
- (9). **Watchdog Timer**
 - 2^{21} oscillator's clock reset period
- (10). **Buzzer Out**
 - Frequency Selectable Buzzer Output
- (11). **LCD Controller/Driver**
 - 4 COM X 32 SEG
 - 3 COM X 32 SEG
 - 2 COM X 32 SEG

(12). 8-bit Serial I/O Interface

- 8-bit transmit/receive mode
- 8-bit receive mode
- LSB-first or MSB-first transmission selectable
- Internal or external clock source

(13). Operating Voltage Range


- 2.0 V to 5.5 V at 0.4 – 4.2 MHz
- 2.5 V to 5.5 V at 0.4 – 16 MHz

(14). Power Down mode**(15). Power-On Reset & Watchdog time Reset & External Reset****(16). Operating Temperature Range**

- **-40°C** to + 85°C


(17). Package Type

- 64 QFP

(18). System Block Diagram

< Figure 1 System Block Diagram >

(19). Pin Assignment Diagram



< Figure 2 Pin Assignment Diagram (64-Pin QFP Package) >

1.2 Clock Scheme and Instruction Cycle

The TM59PE40 has two oscillator circuits, main clock and sub clock circuit. The notation of clock source is as following:

- f_{OSC} : Main Oscillator clock (X_{IN} , X_{OUT})
- f_{SUB} : Sub Oscillator clock (XT_{IN} , XT_{OUT})
- f_{SYS} : System Clock which is selected by OSCCON (f_{OSC} or f_{SUB})
- f_{CPU} : CPU Clock. Divided f_{SYS} by CLKCON (/1, /4, /8 /16)

OSCILLATOR CONTROL REGISTER (OSCCON)

The oscillator control register (OSCCON) has the following functions:

- System clock selection and check clock switching status
- Main oscillator start/stop control
- Sub oscillator start/stop control
- Idle mode control

OSCCON.1 register settings select Main clock or Sub clock as system clock. After a reset, Main clock is selected for system clock and it can be switched to Sub clock by user program. System Clock switching is described in section “Switching CPU Clock”. The main oscillator can be stopped or run by setting OSCCON.3 and the sub oscillator can be stopped or run by setting OSCCON.2.

Idle mode control is described in section in 1.8 Power-Down mode.

SYSTEM CLOCK CONTROL REGISTER (CLKCON)

The system clock control register (CLKCON) has the following functions:

- Oscillator frequency divider
- Clock divider reset

After a reset, the main oscillator is activated, and the $f_{SYS}/16$ (the slowest clock speed) is selected as the CPU clock. If necessary, you can then increase the CPU clock speed to $f_{SYS}/1$, $f_{SYS}/4$, or $f_{SYS}/8$ by setting the CLKCON.

SWITCHING THE CPU CLOCK

The oscillator control register (OSCCON) determine whether a main or a sub clock is selected as the CPU clock, and also how this frequency is to be divided by setting CLKCON. This makes it possible to switch dynamically between main and sub clocks and to modify operating frequencies.

OSCCON.1 can select the main clock (f_{OSC}) or the sub clock (f_{SUB}) for the system clock.

OSCCON.3 control main clock oscillation, and **OSCCON.2** control sub clock oscillation.

OSCCON.4 shows clock switching status.

For example, you are using the default system clock (f_{OSC}) and you want to switch from the main clock (f_{OSC}) to a sub clock (f_{SUB}) and to stop the main clock. To do this, the following steps must be taken to switch from a sub clock to the main clock.

Step-1: If sub clock is disabled, set OSCCON.2 = 0 to enable sub clock and wait oscillation stabilization time.


Step-2: Set OSCCON.1 = 1 to select sub clock (f_{SUB}) as system clock (f_{SYS}).

Step-3: Check OSCCON.4 is set to '1'. (switched to sub clock)

Step-4: If you want to stop main clock, set OSCCON.3 = 1.

INSTRUCTION CYCLE

The clock input (X1) is internally divided by two to generate Q1 state and Q2 state for each instruction cycle. The Programming Counter (PC) is updated at Q1 and the instruction is fetched from program ROM and latched into the instruction register in Q2. It is then decoded and executed during the following Q1-Q2 cycle.



< Figure 3 Clock/Instruction cycle and pipeline >

Branch instructions take two cycles since the fetched instruction is 'flushed' from the pipeline, while the new instruction is being fetched and then executed.


1.3 Addressing Mode

The Programming Counter is 12-bit wide capable of addressing a 4K x 14 program ROM. As a program instruction is executed, the PC will contain the address of the next program instruction to be executed. The PC value is normally increased by one except the followings. The Reset Vector (000h) and the Interrupt Vector (001h) are provided for PC initialization and Interrupt. For CALL/GOTO instructions, PC loads its lower 12 bits from instruction word. For RET/RETI/RETLW instructions, PC retrieves its content from the top level STACK. For the other instructions updating PC[7:0], the PC[11:8] keeps unchanged.

The STACK is 12-bit wide and 6-level in depth. The CALL instruction and Hardware interrupt will push STACK level in order. While the RET/RETI/RETLW instruction pops the STACK level in order.

The data memory is partitioned into three banks, which contain the General Purpose Data Memory, LCD Data Buffer and the Special Function Registers (SFR). STAT.5-4 is the bank select bits. Bank 0, 1 extends up to 7Fh (128 bytes). The lower locations of each bank (00h-1Fh) are reserved for the SFR. Above the SFR are General Purpose Data Memory, implemented as static RAM. Some SFR area is mirrored in all banks for code reduction and quicker access. The first half of RAM (00h – 3Fh) is bit-addressable.

Data memory can be addressed directly or indirectly. Indirect Addressing is made by INDF register. The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a pointer). Reading INDF itself indirectly (FSR=0) will produce 00h. Writing to the INDF register indirectly results in a no-operation.



< Figure 4 Address space >

1.4 ALU and Working (W) Register


The ALU is 8 bits wide and capable of addition, subtraction, shift and logical operations. In two-operand instructions, typically one operand is the W register, which is an 8-bit non-addressable register used for ALU operations. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either W register or a file register. Depending on the instruction executed, the ALU may affect the values of Carry (C), Digit Carry (DC), and Zero (Z) Flags in the STAT register. The C and DC flags operate as a /Borrow and /Digit Borrow, respectively, in subtraction.

1.5 STATUS Register

This register contains the arithmetic status of ALU and the page select for Program ROM and RAM. The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. It is recommended, therefore, that only BCF, BSF and MOVWF instructions be used to alter the STATUS Register because these instructions do not affect those bits.

1.6 Interrupt

The TM59PE40 has 1 level, 1 vector and 13 sources. Each interrupt source has its own enable control bit. An interrupt event will set its individual flag. Because TM59PE40 has only 1 vector, there is not an interrupt priority register. The interrupt priority is determined by F/W.




< Figure 5 Interrupt Function Diagram >

If the corresponding interrupt enable bit has been set, it would trigger CPU to service the interrupt. CPU accepts interrupt in the end of current executed instruction cycle. In the mean while, A "CALL 0001" instruction is inserted to CPU, and the i-flag is set to prevent recursive interrupt nesting. The i-flag is cleared in the instruction after the "RETI" instruction. That is, at least one instruction in main program is executed before service the pending interrupt. The interrupt event is edge triggered. F/W must clear the interrupt event register while serves the interrupt routine.

1.7 Reset

The TM59PE40 can be reset in three ways.

- Power-On-Reset
- Hardware Reset by nRESET pin
- Watchdog Reset



< Figure 6 Reset Circuit Diagram >

The nRESET pin must be held to Low level for a minimum time interval after the power supply comes within tolerance in order to allow time for internal CPU clock oscillation to stabilize. The minimum required oscillation stabilization time for a reset is approximately 2.5 ms ($f_{OSC} = 10$ MHz). When the CPU is operating in normal state (V_{DD} and nRESET at High level), if the signal at the nRESET pin is forced Low then the reset operation starts. All system and peripheral control registers are then set to their default hardware reset values.

The Watchdog Timer is disabled after reset. F/W can use the CLRWDT instruction to clear and enable the Watchdog Timer. If once enabled, the Watchdog Timer overflow and generate a chip reset signal if no CLRWDT executed in a period of 2^{21} oscillator's cycle (256 msec for 8.192MHz crystal). The Watchdog Timer does not work in Power-down mode to provide wake-up function. It is only designed to prevent F/W goes into endless loop.

1.8 Power-Down Mode

The TM59PE40 has two kind of Power-down mode: STOP mode and IDLE mode. The STOP mode is activated by SLEEP instruction. During the STOP mode, the selected system clock (f_{SYS}) oscillation stops to minimize power consumption and all the peripherals which the same oscillator is selected as clock source are not working. Therefore, The Power down mode can be terminated by nRESET pin, enabled external Interrupts and timers which the other oscillator is selected as a clock source. When the Power down mode is released, the clock circuit requires oscillation stabilization time also.

Before entering STOP mode the STOPCON register must be set to '10100101b' before enter STOP mode. If the STOPCON is not set to '10100101b', the SLEEP instruction cause system reset. Idle mode is activated by OSCCON.0. During the Idle mode, only the internal CPU clock is stops. Therefore, Idle mode can be terminated by reset and all of interrupt.

1.9 Instruction Set

Each instruction is a 14-bit word divided into an OPCODE, which specified the instruction type, and one or more operands, which further specify the operation of the instruction. The instructions can be categorized as byte-oriented, bit-oriented and literal operations list in the following table.

For byte-oriented instructions, “f” represents address designator and “d” represents destination designator. The address designator is used to specify which address in Program memory is to be used by the instruction. The destination designator specifies where the result of the operation is to be placed. If “d” is “0”, the result is placed in the W register. If “d” is “1”, the result is placed in the address specified in the instruction.

For bit-oriented instructions, “b” represents a bit field designator, which selects the number of the bit affected by the operation, while “f” represents the address designator. For literal operations, “k” represents the literal or constant value.

Field	Description
f	Register File Address
b	Bit address
k	Literal. Constant data or label
d	Destination selection field. 0 : Working register 1 : Register file
W	Working Register
Z	Aero Flag
C	Carry Flag
DC	Decimal Carry Flag
PC	Program Counter
TOS	Top Of Stack
GIE	Global Interrupt Enable Flag (i-Flag)
[]	Option Field
()	Contents
.	Bit Field
←	Assign direction

< List 1 OP-CODE Field Description >

Mnemonic		Op Code	Cycles	Flag Affect	Description
Byte-Oriented File Register Instruction					
ADDWF	f,d	00 0111 dfff ffff	1	C,DC,Z	Add W and "f"
ANDWF	f,d	00 0101 dfff ffff	1	Z	AND W with "f"
CLRF	f	00 0001 1fff ffff	1	Z	Clear "f"
CLRWF		00 0001 0100 0000	1	Z	Clear W
COMF	f,d	00 1001 dfff ffff	1	Z	Complement "f"
DECf	f,d	00 0011 dfff ffff	1	Z	Decrement "f"
DECFSZ	f,d	00 1011 dfff ffff	1 or 2	-	Decrement "f", skip if zero
INCF	f,d	00 1010 dfff ffff	1	Z	Increment "f"
INCFSZ	f,d	00 1111 dfff ffff	1 or 2	-	Increment "f", skip if zero
IORWF	f,d	00 0100 dfff ffff	1	Z	OR W with "f"
MOVFw	f	00 1000 0fff ffff	1	-	Move "f" to "w"
MOVWF	f	00 0000 1fff ffff	1	-	Move W to "f"
RLF	f,d	00 1101 dfff ffff	1	C	Rotate left "f" through carry
RRF	f,d	00 1100 dfff ffff	1	C	Rotate right "f" through carry
SUBWF	f,d	00 0010 dfff ffff	1	C,DC,Z	Subtract W from "f"
SWAPF	f,d	00 1110 dfff ffff	1	-	Swap high/low nibble of "f"
TESTZ	f	00 1000 1fff ffff	1	Z	Test if "f" is zero
XORWF	f,d	00 0110 dfff ffff	1	Z	XOR W with "f"
Bit-Oriented File Register Instruction					
BCF	f,b	01 000b bbff ffff	1	-	Clear "b" bit of "f"
BSF	f,b	01 001b bbff ffff	1	-	Set "b" bit of "f"
BTFSC	f,b	01 010b bbff ffff	1 or 2	-	Test "b" bit of "f", skip if clear
BTFSS	f,b	01 011b bbff ffff	1 or 2	-	Test "b" bit of "f", skip if set
Literal and Control Instruction					
ADDLW	k	01 1100 kkkk kkkk	1	C,DC,Z	Add Literal "k" and W
ANDLW	k	01 1011 kkkk kkkk	1	Z	AND Literal "k" with W
CALL	k	10 kkkk kkkk kkkk	2	-	Call subroutine "k"
CLRWDT		00 0000 1000 1001	1	-	Clear and enable Watch Dog Timer
GOTO	k	11 kkkk kkkk kkkk	2	-	Jump to branch "k"
IORLW	k	01 1010 kkkk kkkk	1	Z	OR Literal "k" with W
MOVLW	k	01 1001 kkkk kkkk	1	-	Move Literal "k" to W
NOP		00 0000 0000 0000	1	-	No operation
RET		00 0000 0100 0000	2	-	Return from subroutine
RETI		00 0000 0110 0000	2	-	Return from interrupt
RETLW	k	01 1000 kkkk kkkk	2	-	Return, place Literal "k" in W
SLEEP		00 0000 1000 1010	1	-	Enter STOP mode, Clock oscillation stops
XORLW	k	01 1111 kkkk kkkk	1	Z	XOR Literal "k" with W

< List 2 Instruction Summary >

ADDLW Add Literal "k" and W

Syntax	ADDLW k	
Operands	k : 00h ~ FFh	
Operation	$(W) \leftarrow (W) + k$	
Status Affected	C, DC, Z	
OP-Code	01 1100 kkkk kkkk	
Description	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.	
Cycle	1	
Example	ADDLW 0x15	B : W = 0x10 A : W = 0x25

ADDWF Add W and 'f'

Syntax	ADDWF f [,d]	
Operands	f : 00h ~ 7Fh d : 0, 1	
Operation	$(\text{Destination}) \leftarrow (W) + (f)$	
Status Affected	C, DC, Z	
OP-Code	00 0111 dfff ffff	
Description	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.	
Cycle	1	
Example	ADDWF FSR, 0	B : W = 0x17, FSR = 0xC2 A : W = 0xD9, FSR = 0xC2

ANDLW Logical AND Literal "k" with W

Syntax	ANDLW k	
Operands	k : 00h ~ FFh	
Operation	$(W) \leftarrow (W) \text{ 'AND' } (k)$	
Status Affected	Z	
OP-Code	01 1011 kkkk kkkk	
Description	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.	
Cycle	1	
Example	ANDLW 0x5F	B : W = 0xA3 A : W = 0x03

ANDWF	AND W with f	
Syntax	AND f [,d]	
Operands	f : 00h ~ 7Fh d : 0, 1	
Operation	(Destination) ← (W) 'AND' (f)	
Status Affected	Z	
OP-Code	00 0101 dfff ffff	
Description	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.	
Cycle	1	
Example	ANDWF FSR, 1	B : W = 0x17, FSR = 0xC2 A : W = 0x17, FSR = 0x02

BCF	Clear "b" bit of "f"	
Syntax	BCF f [,b]	
Operands	f : 00h ~ 3Fh b : 0 ~ 7	
Operation	(f.b) ← 0	
Status Affected	-	
OP-Code	01 000b bfff ffff	
Description	Bit 'b' in register 'f' is cleared.	
Cycle	1	
Example	BCF FLAG_REG, 7	B : FLAG_REG = 0xC7 A : FLAG_REG = 0x47

BSF	Set "b" bit of "f"	
Syntax	BCF f [,b]	
Operands	f : 00h ~ 3Fh b : 0 ~ 7	
Operation	(f.b) ← 1	
Status Affected	-	
OP-Code	01 001b bfff ffff	
Description	Bit 'b' in register 'f' is set.	
Cycle	1	
Example	BSF FLAG_REG, 7	B : FLAG_REG = 0x0A A : FLAG_REG = 0x8A

BTFSC **Test 'b' bit of 'f', skip if clear(0)**

Syntax	BTFSC f [,b]	
Operands	f : 00h ~ 3Fh b : 0 ~ 7	
Operation	Skip next instruction if (f.b) = 0	
Status Affected	-	
OP-Code	01 010b bbff ffff	
Description	If bit 'b' in register 'f' is '1', then the next instruction is executed. If bit 'b' in register 'f' is '0', then the next instruction is discarded, and a NOP is executed instead, making this a 2nd cycle instruction.	
Cycle	1 or 2	
Example	LABEL1 BTFSC FLAG, 1	B : PC = LABEL1
	TRUE GOTO SUB1	A : if FLAG.1 = 1, PC = TRUE
	FALSE ...	if FLAG.1 = 0, PC = FALSE

BTFSS **Test "b" bit of "f", skip if set(1)**

Syntax	BTFSS f [,b]	
Operands	f : 00h ~ 3Fh b : 0 ~ 7	
Operation	Skip next instruction if (f.b) = 1	
Status Affected	-	
OP-Code	01 011b bbff ffff	
Description	If bit 'b' in register 'f' is '0', then the next instruction is executed. If bit 'b' in register 'f' is '1', then the next instruction is discarded, and a NOP is executed instead, making this a 2nd cycle instruction.	
Cycle	1 or 2	
Example	LABEL1 BTFSS FLAG, 1	B : PC = LABEL1
	TRUE GOTO SUB1	A : if FLAG.1 = 0, PC = TRUE
	FALSE ...	if FLAG.1 = 1, PC = FALSE

CALL **Call subroutine "k"**

Syntax	CALL k	
Operands	K : 00h ~ FFFh	
Operation	Operation: TOS ← (PC)+ 1, PC.11~0 ← k	
Status Affected	-	
OP-Code	10 kkkk kkkk kkkk	
Description	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <11:0>. CALL is a two-cycle instruction.	
Cycle	2	
Example	LABEL1 CALL SUB1	B : PC = LABEL1
		A : PC = SUB1, TOS = LABEL1+1

CLRF	Clear f
Syntax	CLRF f
Operands	f : 00h ~ 7Fh
Operation	(f) ← 00h, Z ← 1
Status Affected	Z
OP-Code	00 0001 1fff ffff
Description	The contents of register 'f' are cleared and the Z bit is set.
Cycle	1
Example	CLRF FLAG_REG B : FLAG_REG = 0x5A A : FLAG_REG = 0x00, Z = 1

CLRW	Clear W
Syntax	CLRW
Operands	-
Operation	(W) ← 00h, Z ← 1
Status Affected	Z
OP-Code	00 0001 0100 0000
Description	W register is cleared and Zero bit (Z) is set.
Cycle	1
Example	CLRW B : W = 0x5A A : W = 0x00, Z = 1

CLRWDT	Clear Watchdog Timer
Syntax	CLRWDT
Operands	-
Operation	WDTE ← 00h
Status Affected	-
OP-Code	00 0000 1000 1001
Description	CLRWDT instruction enables and resets the Watchdog Timer.
Cycle	1
Example	CLRWDT B : WDT counter = ? A : WDT counter = 0x00

COMF Complement f

Syntax	COMF f [,d]	
Operands	f : 00h ~ 7Fh, d : 0, 1	
Operation	(destination) ← (f)	
Status Affected	Z	
OP-Code	00 1001 dfff ffff	
Description	The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.	
Cycle	1	
Example	COMF REG1,0	B : REG1 = 0x13 A : REG1 = 0x13, W = 0xEC

DECF Decrement f

Syntax	DECF f [,d]	
Operands	f : 00h ~ 7Fh, d : 0, 1	
Operation	(destination) ← (f) - 1	
Status Affected	Z	
OP-Code	00 0011 dfff ffff	
Description	Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.	
Cycle	1	
Example	DECF CNT, 1	B : CNT = 0x01, Z = 0 A : CNT = 0x00, Z = 1

DECFSZ Decrement f, Skip if 0

Syntax	DECFSZ f [,d]	
Operands	f : 00h ~ 7Fh, d : 0, 1	
Operation	(destination) ← (f) - 1, skip next instruction if result is 0	
Status Affected	-	
OP-Code	00 1011 dfff ffff	
Description	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, then a NOP is executed instead, making it a 2 cycle instruction.	
Cycle	1 or 2	
Example	LABEL1 DECFSZ CNT, 1 GOTO LOOP CONTINUE	B : PC = LABEL1 A : CNT = CNT - 1 if CNT=0, PC = CONTINUE if CNT≠0, PC = LABEL1+1

GOTO Unconditional Branch

Syntax	GOTO k	
Operands	k : 00h ~ FFFh	
Operation	PC.11~0 ← k	
Status Affected	-	
OP-Code	11 kkkk kkkk kkkk	
Description	GOTO is an unconditional branch. The 12-bit immediate value is loaded into PC bits <11:0>. GOTO is a two-cycle instruction.	
Cycle	2	
Example	LABEL1 GOTO SUB1	B : PC = LABEL1 A : PC = SUB1

INCF Increment f

Syntax	INCF f [,d]	
Operands	f : 00h ~ 7Fh	
Operation	(destination) ← (f) + 1	
Status Affected	Z	
OP-Code	00 1010 dfff ffff	
Description	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.	
Cycle	1	
Example	INCF CNT, 1	B : CNT = 0xFF, Z = 0 A : CNT = 0x00, Z = 1

INCFSZ Increment f, Skip if 0

Syntax	INCFSZ f [,d]	
Operands	f : 00h ~ 7Fh, d : 0, 1	
Operation	(destination) ← (f) + 1, skip next instruction if result is 0	
Status Affected	-	
OP-Code	00 1111 dfff ffff	
Description	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, a NOP is executed instead, making it a 2 cycle instruction.	
Cycle	1 or 2	
Example	LABEL1 INCFSZ CNT, 1 GOTO LOOP CONTINUE	B : PC = LABEL1 A : CNT = CNT + 1 if CNT=0, PC = CONTINUE if CNT≠0, PC = LABEL1+1

IORLW Inclusive OR Literal with W

Syntax	IORLW k	
Operands	k : 00h ~ FFh	
Operation	$(W) \leftarrow (W) \text{ OR } k$	
Status Affected	Z	
OP-Code	01 1010 kkkk kkkk	
Description	The contents of the W register is OR'ed with the eight-bit literal 'k'. The result is placed in the W register.	
Cycle	1	
Example	IORLW 0x35	B : W = 0x9A A : W = 0xBF, Z = 0

IORWF Inclusive OR W with f

Syntax	IORWF f [,d]	
Operands	f : 00h ~ 7Fh, d : 0, 1	
Operation	$(\text{destination}) \leftarrow (W) \text{ OR } k$	
Status Affected	Z	
OP-Code	00 0100 dffff ffff	
Description	Inclusive OR the W register with register 'f'. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.	
Cycle	1	
Example	IORWF RESULT, 0	B : RESULT = 0x13, W = 0x91 A : RESULT = 0x13, W = 0x93, Z = 0

MOVFW Move f to W

Syntax	MOVFW f	
Operands	f : 00h ~ 7Fh	
Operation	$(W) \leftarrow (f)$	
Status Affected	-	
OP-Code	00 1000 offf ffff	
Description	The contents of register f are moved to W register.	
Cycle	1	
Example	MOVFW REG	B : W = ? , REG = 0x5A A : W = 0x5A , REG = 0x5A

MOVLW Move Literal to W

Syntax	MOVLW k	
Operands	k : 00h ~ FFh	
Operation	(W) ← k	
Status Affected	-	
OP-Code	01 1001 kkkk kkkk	
Description	The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.	
Cycle	1	
Example	MOVLW 0x5A	B : W = ? A : W = 0x5A

MOVWF Move W to f

Syntax	MOVWF f	
Operands	f : 00h ~ 7Fh	
Operation	(f) ← (W)	
Status Affected	-	
OP-Code	00 0000 1fff ffff	
Description	Move data from W register to register 'f'.	
Cycle	1	
Example	MOVWF REG1	B : REG1 = 0xFF, W = 0x4F A : REG1 = 0x4F, W = 0x4F

NOP No Operation

Syntax	NOP	
Operands	-	
Operation	No Operation	
Status Affected	Z	
OP-Code	00 0000 0000 0000	
Description	No Operation	
Cycle	1	
Example	NOP	-

RETI **Return from Interrupt**

Syntax	RETI	
Operands	-	
Operation	PC ← TOS, GIE ← 1	
Status Affected	-	
OP-Code	00 0000 0110 0000	
Description	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in to the PC. Interrupts are enabled. This is a two-cycle instruction.	
Cycle	2	
Example	RETI	A : PC = TOS, GIE = 1

RETLW **Return with Literal in W**

Syntax	RETLW k	
Operands	k : 00h ~ FFFh	
Operation	PC ← TOS, (W) ← k	
Status Affected	-	
OP-Code	01 1000 kkkk kkkk	
Description	The W register is loaded with the eightbit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.	
Cycle	2	
Example	CALL TABLE : TABLE ADDWF PCL RETLW k1 RETLW k2 : RETLW kn	B : W = 0x07 A : W = value of k8


RET **Return from Subroutine**

Syntax	RET	
Operands	-	
Operation	PC ← TOS	
Status Affected	-	
OP-Code	00 0000 0100 0000	
Description	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.	
Cycle	2	
Example	RET	A : PC = TOS

RLF Rotate Left f through CarrySyntax **RLF f [,d]**

Operands f : 00h ~ 7Fh, d : 0, 1

Operation



Status Affected C

OP-Code **00 1101 dfff ffff**

Description The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.

Cycle 1

Example

RLF REG1,0

B : REG1 = 1110 0110, C = 0

A : REG1 = 1110 0110

W = 1100 1100, C = 1

RRF Rotate Right f through CarrySyntax **RRF f [,d]**

Operands f : 00h ~ 7Fh, d : 0, 1

Operation



Status Affected C

OP-Code **00 1100 dfff ffff**

Description The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.

Cycle 1

Example

RRF REG1,0

B : REG1 = 1110 0110, C = 0

A : REG1 = 1110 0110

W = 0111 0011, C = 0

SLEEP Go into standby mode, Clock oscillation stopsSyntax **SLEEP**

Operands -

Operation -

Status Affected -

OP-Code **00 0000 1000 1010**

Description The processor is put into SLEEP mode with the oscillator stopped.

Cycle 1

Example

SLEEP

-

SUBWF	Subtract W from f	
Syntax	SUBWF f [,d]	
Operands	f : 00h ~ 7Fh, d : 0, 1	
Operation	(Destination) ← (f) - (W)	
Status Affected	C, DC, Z	
OP-Code	00 0010 dfff ffff	
Description	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.	
Cycle	1	
Example	SUBWF REG1,1	B : REG1 = 3, W = 2, C = ?, Z = ? A : REG1 = 1, W = 2, C = 1, Z = 0
	SUBWF REG1,1	B : REG1 = 2, W = 2, C = ?, Z = ? A : REG1 = 0, W = 2, C = 1, Z = 1
	SUBWF REG1,1	B : REG1 = 1, W = 2, C = ?, Z = ? A : REG1 = FFh, W = 2, C = 0, Z = 0

SWAPF	Swap Nibbles in f	
Syntax	SWAPF f [,d]	
Operands	f : 00h ~ 7Fh, d : 0, 1	
Operation	(destination,7~4) ← (f.3~0), (destination.3~0) ← (f.7~4)	
Status Affected	-	
OP-Code	00 1110 dfff ffff	
Description	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in W register. If 'd' is 1, the result is placed in register 'f'.	
Cycle	1	
Example	SWAPF REG, 0	B : REG = 0xA5 A : REG = 0xA5, W = 0x5A

TESTZ **Test if 'f' is zero**

Syntax	TESTZ f	
Operands	f : 00h ~ 7Fh	
Operation	Set Z flag if (f) is 0	
Status Affected	Z	
OP-Code	00 1000 1fff ffff	
Description	If the contents of register 'f' is 0, Zero flag is set to 1.	
Cycle	1	
Example	TESTZ REG1	B : REG1 = 0, Z = ? A : REG1 = 0, Z = 1

XORLW **Exclusive OR Literal with W**

Syntax	XORLW k	
Operands	k : 00h ~ FFh	
Operation	(W) ← (W) XOR k	
Status Affected	Z	
OP-Code	01 1111 kkkk kkkk	
Description	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.	
Cycle	1	
Example	XORLW 0xAF	B : W = 0xB5 A : W = 0x1A

XORWF **Exclusive OR W with f**

Syntax	XORWF f [,d]	
Operands	f : 00h ~ 7Fh, d : 0, 1	
Operation	(destination) ← (W) XOR (f)	
Status Affected	Z	
OP-Code	00 0110 dfff ffff	
Description	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.	
Cycle	1	
Example	XORWF REG ,1	B : REG = 0xAF, W = 0xB5 A : REG = 0x1A, W = 0xB5

2. Control Registers

	Bank0	Bank1	Bank2
00		INDF	
01	T0CNT	CLKCON	OSCCON
02		PCL	
03		STAT	
04		FSR	
05	PAD	PACON	PECONL
06	PBD	PBCONL	PECONH
07	PCD	PBCONH	PFCONL
08	PDD	PBPU	PFCONH
09		WDTE	
0A		PWRDN	
0B	PED	PCCONL	PGCONL
0C	PFD	PCCONH	PGCONH
0D	PGD	PCPU	PWM0CON
0E	T0CON	PDCONL	PWM0DAT
0F	T0DATA	PDCONH	LCDCON
10	T1CON	PDPU	INTCON0
11	T1DATA	PINTD0	INTCON1
12	T2CON	PINTD1	STOPCON
13		BZCON	
14		SIOPS	
15		SIOCON	
16		SIODAT	
17		INTPND0	
18		INTPND1	
19		SYSTEM Use Only	
1A		GPR0	
1B		GPR1	
1C		GPR2	
1D		GPR3	
1E		GPR4	
1F		GPR5	

BZCON — Buzzer Out Control Register**13H**

Bit	7	6	5	4	3	2	1	0	Related Register
Reset Value	1	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description		
7-6	Input Clock Selection		
	0	0	$f_{SYS} / 8$
	0	1	$f_{SYS} / 16$
	1	0	$f_{SYS} / 32$
	1	1	$f_{SYS} / 64$
5-0	Buzzer Period Data		
	XXXXXX	Period Data	

CLKCON — Clock Control Register**Bank 1, 01H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	-	-	-	-	-	0	0	
R/W	R/W	-	-	-	-	-	R/W	R/W	

Bit	Description		
7-2	Not Used		
1-0	Divided by Selection Bits for CPU Clock frequency		
	0	0	$f_{SYS} / 16$
	0	1	$f_{SYS} / 8$
	1	0	$f_{SYS} / 4$
	1	1	$f_{SYS} / 1$

FSR — File Select Register**04H**

Bit	7	6	5	4	3	2	1	0	Related Register
Reset Value	-	-	-	-	-	-	-	-	
R/W	-	R/W							

Bit	Description
7-0	File Select Register
	000 0000 Not Used.
	1 ~ 7Fh Indirect Addressing Location

GPR0-5 — General Purpose Register**1AH ~ 1FH**

Bit	7	6	5	4	3	2	1	0	Related Register
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description
7-0	General Purpose Register
	GPR0~5 are mirrored all bank. It is useful to pass arguments to SUB routine or backup Working register (W) and STAT register in ISR or SUB routine.

INTCON0 — Interrupt Control Register**Bank 2, 10H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description	
7	EXTINT7 Interrupt Enable Bit	
	0	Disable
	1	Enable
6	EXTINT6 Interrupt Enable Bit	
	0	Disable
	1	Enable
5	EXTINT5 Interrupt Enable Bit	
	0	Disable
	1	Enable
4	EXTINT4 Interrupt Enable Bit	
	0	Disable
	1	Enable
3	EXTINT3 Interrupt Enable Bit	
	0	Disable
	1	Enable
2	EXTINT2 Interrupt Enable Bit	
	0	Disable
	1	Enable
1	EXTINT1 Interrupt Enable Bit	
	0	Disable
	1	Enable
0	EXTINT0 Interrupt Enable Bit	
	0	Disable
	1	Enable

INTCON1 — Interrupt Control Register**Bank 2, 11H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	-	0	-	-	
R/W	R/W	R/W	R/W	R/W	-	R/W	-	-	

Bit	Description
7	PWM 0 Interrupt Enable Bit
	0 Disable
	1 Enable
6	Timer 2 Interrupt Enable Bit
	0 Disable
	1 Enable
5	Timer 1 Match Interrupt Enable Bit
	0 Disable
	1 Enable
4	Timer 0 Match Interrupt Enable Bit
	0 Disable
	1 Enable
3	Not Used
2	SIO Interrupt Enable Bit
	0 Disable
	1 Enable
1-0	Not Used

INTPND0 — External Interrupt Pending Register**17H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description	
7	EXTINT7 Interrupt Pending Bit	
	0	No interrupt pending (read) / Pending bit clear (write)
	1	Interrupt is pending (read) / No effect (write)
6	EXTINT6 Interrupt Pending Bit	
	0	No interrupt pending (read) / Pending bit clear (write)
	1	Interrupt is pending (read) / No effect (write)
5	EXTINT5 Interrupt Pending Bit	
	0	No interrupt pending (read) / Pending bit clear (write)
	1	Interrupt is pending (read) / No effect (write)
4	EXTINT4 Interrupt Pending Bit	
	0	No interrupt pending (read) / Pending bit clear (write)
	1	Interrupt is pending (read) / No effect (write)
3	EXTINT3 Interrupt Pending Bit	
	0	No interrupt pending (read) / Pending bit clear (write)
	1	Interrupt is pending (read) / No effect (write)
2	EXTINT2 Interrupt Pending Bit	
	0	No interrupt pending (read) / Pending bit clear (write)
	1	Interrupt is pending (read) / No effect (write)
1	EXTINT1 Interrupt Pending Bit	
	0	No interrupt pending (read) / Pending bit clear (write)
	1	Interrupt is pending (read) / No effect (write)
0	EXTINT0 Interrupt Pending Bit	
	0	No interrupt pending (read) / Pending bit clear (write)
	1	Interrupt is pending (read) / No effect (write)

INTPND1 — External Interrupt Pending Register**18H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	-	0	-	-	
R/W	R/W	R/W	R/W	R/W	-	R/W	-	-	

Bit	Description	
7	PWM 0 Overflow Interrupt Pending Bit	
	0	No interrupt pending (read) / Pending bit clear (write)
	1	Interrupt is pending (read) / No effect (write)
6	Timer 2 Interrupt Pending Bit	
	0	No interrupt pending (read) / Pending bit clear (write)
	1	Interrupt is pending (read) / No effect (write)
5	Timer 1 Match Interrupt Pending Bit	
	0	No interrupt pending (read) / Pending bit clear (write)
	1	Interrupt is pending (read) / No effect (write)
4	Timer 0 Match Interrupt Pending Bit	
	0	No interrupt pending (read) / Pending bit clear (write)
	1	Interrupt is pending (read) / No effect (write)
3	Not Used	
2	SIO Interrupt Pending Bit	
	0	No interrupt pending (read) / Pending bit clear (write)
	1	Interrupt is pending (read) / No effect (write)
1-0	Not Used	

LCDCON — LCD Control Register**Bank 2, 0FH**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	-	0	0	0	0	0	0	
R/W	R/W	-	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description			
7	LCD Dividing Resistor Selection Bits			
	0	Internal Resistor Enable		
	1	Internal Resistor Disable		
6	Not Used			
5-4	LCD Clock Selection Bits			
	0	0	$f_{T2} / 2^9$ (64 Hz, $f_{T2} = 32.768$ Hz)	
	0	1	$f_{T2} / 2^8$ (128 Hz, $f_{T2} = 32.768$ Hz)	
	1	0	$f_{T2} / 2^7$ (256 Hz, $f_{T2} = 32.768$ Hz)	
	1	1	$f_{T2} / 2^6$ (512 Hz, $f_{T2} = 32.768$ Hz)	
3-1	LCD Duty and Bias Selection Bit			
	0	0	0	1/4 duty, 1/3 bias
	0	0	1	1/3 duty, 1/3 bias
	0	1	0	1/3 duty, 1/2 bias
	0	1	1	1/2 duty, 1/2 bias
	1	X	X	Static mode
0	LCD Enable Bits			
	0	Display Off(Cut Off the LCD BIAS)		
	1	Display On		

OSCCON — Oscillator Control Register**Bank 2, 01H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	-	-	-	0	0	0	0	0	
R/W	-	-	-	R	R/W	R/W	R/W	R/W	

Bit	Description
7-5	Not Used
4	Clock Switching Status Bit
	0 Switched to Main oscillator
	1 Switched to Sub oscillator
3	Main Oscillator Control Bit
	0 Main oscillator RUN
	1 Main oscillator STOP
2	Sub Oscillator Control Bit
	0 Sub oscillator RUN
	1 Sub oscillator STOP
1	System Clock Selection Bit
	0 Main oscillator select
	1 Sub oscillator select
0	Idle Mode Control Bit
	0 No Effect
	1 Enter Idle Mode

PCL — Program Counter Low Byte**02H**

Bit	7	6	5	4	3	2	1	0	Related Register
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description
7-0	Program Counter Low Byte
	This register represents Lower 8-Bit of PC+1. The PC can be changed writing any value (00h~FFh) into this register. It is similar to GOTO instruction. But the branch instruction by PCL can access only higher address than PC.

PACON — Port A Control Register**Bank 1, 05H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description		
7-6	Port A.3 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
5-4	Port A.2 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
3-2	Port A.1 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
1-0	Port A.0 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	COM0

PAD — Port A Data Register**Bank 0, 05H**

Bit	7	6	5	4	3	2	1	0	Related Register
Reset Value	-	-	-	-	0	0	0	0	
R/W	-	-	-	-	R/W	R/W	R/W	R/W	

Bit	Description
7-4	Not Used
3-0	Port A.3-0 Data Bits

PBCONL — Port B Control Register (Low Byte)**Bank 1, 06H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description		
7-6	Port B.3 Configuration Bits		
	0	0	Schmitt-trigger Input / T0CLK
	0	1	Push-pull output
	1	X	Open-drain Output
5-4	Port B.2 Configuration Bits		
	0	0	Schmitt-trigger Input / INT2
	0	1	Push-pull output
	1	X	Open-drain Output
3-2	Port B.1 Configuration Bits		
	0	0	Schmitt-trigger Input / INT1
	0	1	Push-pull output
	1	X	Open-drain Output
1-0	Port B.0 Configuration Bits		
	0	0	Schmitt-trigger Input / INT0
	0	1	Push-pull output
	1	X	Open-drain Output

PBCONH — Port B Control Register (High Byte)**Bank 1, 07H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description		
7-6	Port B.7 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Push-pull output
	1	0	Open-drain Output
5-4	Port B.6 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Push-pull output
	1	0	Open-drain Output
3-2	Port B.5 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Push-pull output
	1	0	Open-drain Output
1-0	Port B.4 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Push-pull output
	1	0	Open-drain Output
	1	1	T0OUT

PBD — Port B Data Register**Bank 0, 06H**

Bit	7	6	5	4	3	2	1	0	Related Register
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description
7-0	Port B.7-0 Data Bits

PBPU — Port B Pull-Up Control Register**Bank 1, 08H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description
7	Port B.7 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
6	Port B.6 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
5	Port B.5 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
4	Port B.4 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
3	Port B.3 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
2	Port B.2 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
1	Port B.1 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
0	Port B.0 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable

PCCONL — Port C Control Register (Low Byte)**Bank 1, 0BH**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description		
7-6	Port C.3 Configuration Bits		
	0	0	Schmitt-trigger Input / INT3
	0	1	Push-pull output
	1	0	Open-drain Output
	1	1	PWM0 Out
5-4	Port C.2 Configuration Bits		
	0	0	Schmitt-trigger Input / SI
	0	1	Push-pull output
	1	X	Open-drain Output
3-2	Port C.1 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Push-pull output
	1	0	Open-drain Output
	1	1	SO
1-0	Port C.0 Configuration Bits		
	0	0	Schmitt-trigger Input / SCLK Input
	0	1	Push-pull output
	1	0	Open-drain Output
	1	1	SCLK Output

PCCONH — Port C Control Register (High Byte)**Bank 1, 0CH**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description		
7-6	Port C.7 Configuration Bits		
	0	0	Schmitt-trigger Input / INT7
	0	1	Push-pull output
	1	X	Open-drain Output
5-4	Port C.6 Configuration Bits		
	0	0	Schmitt-trigger Input / INT6
	0	1	Push-pull output
	1	X	Open-drain Output
3-2	Port C.5 Configuration Bits		
	0	0	Schmitt-trigger Input / INT5
	0	1	Push-pull output
	1	X	Open-drain Output
1-0	Port C.4 Configuration Bits		
	0	0	Schmitt-trigger Input / INT4
	0	1	Push-pull output
	1	X	Open-drain Output

PCD — Port C Data Register**Bank 0, 07H**

Bit	7	6	5	4	3	2	1	0	Related Register
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description
7-0	Port C.7-0 Data Bits

PCPU — Port C Pull-Up Control Register**Bank 1, 0DH**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description
7	Port C.7 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
6	Port C.6 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
5	Port C.5 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
4	Port C.4 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
3	Port C.3 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
2	Port C.2 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
1	Port C.1 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
0	Port C.0 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable

PDCONL — Port D Control Register (Low Byte)**Bank 1, 0EH**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description		
7-6	Port D.3 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Push-pull output
	1	0	Open-drain Output
	1	1	SEG28
5-4	Port D.2 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Push-pull output
	1	0	Open-drain Output
	1	1	SEG29
3-2	Port D.1 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Push-pull output
	1	0	Open-drain Output
	1	1	SEG30
1-0	Port D.0 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Push-pull output
	1	0	Open-drain Output
	1	1	SEG31

PDCONH — Port D Control Register (High Byte)**Bank 1, 0FH**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description		
7-6	Port D.7 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Push-pull output
	1	0	Open-drain Output
	1	1	SEG24
5-4	Port D.6 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Push-pull output
	1	0	Open-drain Output
	1	1	SEG25
3-2	Port D.5 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Push-pull output
	1	0	Open-drain Output
	1	1	SEG26
1-0	Port D.4 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Push-pull output
	1	0	Open-drain Output
	1	1	SEG27

PDD — Port D Data Register**Bank 0, 08H**

Bit	7	6	5	4	3	2	1	0	Related Register
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description
7-0	Port D.7-0 Data Bits

PDPU — Port D Pull-Up Control Register**Bank 1, 10H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description
7	Port D.7 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
6	Port D.6 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
5	Port D.5 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
4	Port D.4 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
3	Port D.3 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
2	Port D.2 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
1	Port D.1 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable
0	Port D.0 Pull-up Enable Bit
	0 Pull-up Disable
	1 Pull-up Enable

PECONL — Port E Control Register (Low Byte)**Bank 2, 05H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description		
7-6	Port E.3 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG20
5-4	Port E.2 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG21
3-2	Port E.1 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG22
1-0	Port E.0 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG23

PECONH — Port E Control Register (High Byte)**Bank 2, 06H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description		
7-6	Port E.7 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG16
5-4	Port E.6 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG17
3-2	Port E.5 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG18
1-0	Port E.4 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG19

PED — Port E Data Register**Bank 0, 0BH**

Bit	7	6	5	4	3	2	1	0	Related Register
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description
7-0	Port E.7-0 Data Bits

PFCONL — Port F Control Register (Low Byte)**Bank 2, 07H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description		
7-6	Port F.3 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG12
5-4	Port F.2 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG13
3-2	Port F.1 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG14
1-0	Port F.0 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG15

PFCONH — Port F Control Register (High Byte)**Bank 2, 08H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description		
7-6	Port F.7 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
5-4	Port F.6 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
3-2	Port F.5 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
1-0	Port F.4 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG11

PFD — Port F Data Register**Bank 0, 0CH**

Bit	7	6	5	4	3	2	1	0	Related Register
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description
7-0	Port F.7-0 Data Bits

PGCONL — Port G Control Register (Low Byte)**Bank 2, 0BH**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description		
7-6	Port G.3 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG4
5-4	Port G.2 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG5
3-2	Port G.1 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG6
1-0	Port G.0 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG7

PGCONH — Port G Control Register (High Byte)**Bank 2, 0CH**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description		
7-6	Port G.7 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG0
5-4	Port G.6 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG1
3-2	Port G.5 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG2
1-0	Port G.4 Configuration Bits		
	0	0	Schmitt-trigger Input
	0	1	Schmitt-trigger Input with pull-up
	1	0	Push-pull output
	1	1	SEG3

PGD — Port G Data Register**Bank 0, 0DH**

Bit	7	6	5	4	3	2	1	0	Related Register
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description
7-0	Port G.7-0 Data Bits

PINTD0 — External Interrupt Direction Control Register**Bank 1, 11H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description		
7-6	Port C.3 EXTINT3 Interrupt Signal Selection Bit		
	0	0	Falling Edge Interrupt Enable
	0	1	Rising Edge Interrupt Enable
	1	X	Both Edge Interrupt Enable
5-4	Port B.2 EXTINT2 Interrupt Signal Selection Bit		
	0	0	Falling Edge Interrupt Enable
	0	1	Rising Edge Interrupt Enable
	1	X	Both Edge Interrupt Enable
3-2	Port B.1 EXTINT1 Interrupt Signal Selection Bit		
	0	0	Falling Edge Interrupt Enable
	0	1	Rising Edge Interrupt Enable
	1	X	Both Edge Interrupt Enable
1-0	Port B.0 EXTINT0 Interrupt Signal Selection Bit		
	0	0	Falling Edge Interrupt Enable
	0	1	Rising Edge Interrupt Enable
	1	X	Both Edge Interrupt Enable

PINTD1 — External Interrupt Direction Control Register**Bank 1, 12H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description		
7-6	Port C.7 EXTINT7 Interrupt Signal Selection Bit		
	0	0	Falling Edge Interrupt Enable
	0	1	Rising Edge Interrupt Enable
	1	X	Both Edge Interrupt Enable
5-4	Port C.6 EXTINT6 Interrupt Signal Selection Bit		
	0	0	Falling Edge Interrupt Enable
	0	1	Rising Edge Interrupt Enable
	1	X	Both Edge Interrupt Enable
3-2	Port C.5 EXTINT5 Interrupt Signal Selection Bit		
	0	0	Falling Edge Interrupt Enable
	0	1	Rising Edge Interrupt Enable
	1	X	Both Edge Interrupt Enable
1-0	Port C.4 EXTINT4 Interrupt Signal Selection Bit		
	0	0	Falling Edge Interrupt Enable
	0	1	Rising Edge Interrupt Enable
	1	X	Both Edge Interrupt Enable

PWM0CON — PWM0 Control Register**Bank 2, 0DH**

Bit	7	6	5	4	3	2	1	0	Related Register
Reset Value	–	–	0	0	–	0	0	0	
R/W	–	–	R/W	R/W	–	R/W	R/W	R/W	

Bit	Description		
7-6	Not Used		
5-4	PWM0 Input Clock Selection Bit		
	0	0	$f_{SYS} / 64$
	0	1	$f_{SYS} / 8$
	1	0	$f_{SYS} / 2$
	1	1	$f_{SYS} / 1$
3	Not Used		
2	PWM0 DATA Reload Interval Selection Bit		
	0	Reload from 8-bit up counter overflow	
	1	Reload from 6-bit up counter overflow	
1	PWM0 Counter Clear Bit (Auto Cleared)		
	0	No effect	
	1	Clear the PWM counter (when write)	
0	PWM0 Start/Stop Control Bit		
	0	Stop counter	
	1	Start (Resume countering)	

PWM0DAT — PWM0 Data Register**Bank 2, 0EH**

Bit	7	6	5	4	3	2	1	0	Related Register
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description		
7-2	PWM Period Data		
	XXXXXX	Period Data	
1-0	Extension Cycle Selection Bit		
	0	0	–
	0	1	2
	1	0	1, 3
	1	1	1, 2, 3

PWRDN — Power Down Control Register**0AH**

Bit	7	6	5	4	3	2	1	0	Related Register
Reset Value	-	-	-	-	-	-	-	-	
R/W	-	-	-	-	-	-	-	-	

Bit	Description
7-0	<p>Power Down Control Register</p> <p>This register is not physical register. The device can enter STOP mode by writing any value into this register. The SLEEP instruction is equivalent to “MOVWF PWRDN”.</p>

SIOCON — SIO Control Register**15H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	-	-	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-	

Bit	Description
7	SIO Shift Clock Selection Bit
	0 Internal clock (P.S clock)
	1 External clock (SCLK)
6	Data Direction Control Bit
	0 MSB-first mode
	1 LSB-first mode
5	SIO Mode Selection Bit
	0 Receive-only mode
	1 Transmit/receive mode
4	Shift Clock Edge Selection Bit
	0 Tx at falling edge, Rx at rising edge
	1 Tx at rising edge, Rx at falling edge
3	SIO Counter Clear and Shift Start Bit
	0 No effect
	1 Clear 3-bit counter and start shifting
2	SIO Shift Operation Enable Bit
	0 Disable shifter and clock counter
	1 Enable shifter and clock counter
1-0	Not Used

SIODAT — SIO Data Register**16H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description
7-0	SIO Tx/Rx Data Value

SIOPS — SIO Prescaler Data Register**14H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description
7-0	SIO Prescaler Value

STAT — System Flags Register**03H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	-	0	0	-	0	0	0	
R/W	R/W	-	R/W	R/W	-	R/W	R/W	R/W	

Bit	Description
7	Global Interrupt Enable Bit
	0 Disable All Interrupts
	1 Enable All Interrupts
6	Not Used (Must be set to 0)
	SRAM Bank Selection Bit
	0 0 Bank 0
	0 1 Bank 1
	1 0 Bank 2
	1 X Not Used
3	Not Used (Must be set to 0)
2	Zero Flag(Z)
	Zero Flag
1	Decimal Carry Flag(DC)
	Decimal Carry Flag or Decimal/Borrow Flag
0	Carry Flag(C)
	Carry Flag or Borrow Flag

STOPCON — Stop Mode Control Register**Bank 2, 12H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description	
7-0	Stop Mode Enable Bit	
	10100101	Enable STOP mode
	others	Disable STOP mode

T0CON — TIMER 0 Control Register**Bank 0, 0EH**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	0	0	0	0	0	-	-	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-	

Bit	Description			
7	Timer 0 Mode Selection Bits			
	0	8-Bit Timer Mode		
	1	16-Bit Timer Mode		
6-4	Timer 0 Clock Selection Bit			
	0	0	0	$f_{SYS} / 512$
	0	0	1	$f_{SYS} / 256$
	0	1	0	$f_{SYS} / 64$
	0	1	1	$f_{SYS} / 8$
	1	0	0	$f_{SYS} / 1$
	1	0	1	f_{SUB} (SUB Clock)
3	Timer 0 Counter Clear Bit (Auto Cleared)			
	0	No effect		
	1	Clear the timer 0 counter (when write)		
2	Timer 0 Start/Stop Control Bit			
	0	Stop Timer 0		
	1	Start/Resume Timer 0		
1-0	Not Used			

T0CNT — TIMER 0 Counter Register**Bank 0, 01H**

Bit	7	6	5	4	3	2	1	0	Related Register
Reset Value	0	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	R	

Bit	Description
7-0	Timer 0 Counter Value

T1CON — TIMER 1 Control Register**Bank 0, 10H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	-	0	0	0	0	0	-	-	
R/W	-	R/W	R/W	R/W	R/W	R/W	-	-	

Bit	Description
7	Not Used
6-4	Input Clock Selection Bit
	0 0 0 $f_{SYS} / 512$
	0 0 1 $f_{SYS} / 256$
	0 1 0 $f_{SYS} / 64$
	0 1 1 $f_{SYS} / 8$
	1 0 X $f_{SYS} / 1$
	1 1 X f_{SUB} (SUB Clock)
3	Counter Clear Bit (Auto Cleared)
	0 No effect
	1 Clear the timer 1 counter (when write)
2	Timer Start/Stop Control Bit
	0 Stop Timer 1
	1 Start/Resume Timer 1
1-0	Not Used

T0DATA — TIMER 0 Data Register**Bank 0, 0FH**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	1	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description
7-0	Timer 0 Period Data

T1DATA — TIMER 1 Data Register**Bank 0, 11H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	1	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Description
7-0	Timer 1 Period Data

T2CON — Timer 2 Control Register**Bank 0, 12H**

Bit	7	6	5	4	3	2	1	0	See Also
Reset Value	0	-	0	0	0	0	-	0	
R/W	R/W	-	R/W	R/W	R/W	R/W	-	R/W	

Bit	Description
7	Timer 2 Clock Selection Bit
	0 F _{OSC} /128
	1 f _{SUB} (Sub Clock)
6	Not Used
5-4	CLKOUT Frequency Selection Bit (System Clock Out)
	0 0 f _{SYS} /64
	0 1 f _{SYS} /16
	1 0 f _{SYS} /8
	1 1 f _{SYS} /4
3-2	Timer 2 Interval Selection Bit
	0 0 1.0 sec Interval
	0 1 0.5 sec Interval
	1 0 0.25 sec Interval
1 1 1/256 sec Interval	
1	Not Used
0	Timer 2 Enable Bit
	0 Stop Timer
	1 Start Timer

WDTE — WatchDog Timer Control Register**09H**

Bit	7	6	5	4	3	2	1	0	Related Register
Reset Value	-	-	-	-	-	-	-	-	
R/W	-	-	-	-	-	-	-	-	

Bit	Description
7-0	<p>Power Down Control Register</p> <p>This register is not physical register. The WatchDog timer can be enabled and refreshed by CLRWDT or writing any value into this register. The CLRWDT instruction is equivalent to “MOVWF WDTE”.</p>


3. 8-Bit Timer

Timer 0, 1

TM59PE40 has three timers (Timer 0, Timer 1 and Timer 2). Timer 0, 1 are used in one 16-bit timer or two 8-bit timers mode.

Timer 0, 1 has the following functional components:

- Clock frequency selector
- 8-bit counter, 8-bit comparator, 8-bit data register and data buffer.
- Match Interrupt generation
- Match Output Port (T0OUT, only Timer 0)
- External Clock Input (T0CLK, only Timer 0)
- TIMER0, 1 control register (T0CON, T1CON)
- Two operating mode (Two 8-bit timer / One 16-bit timer combined two 8-bit timer)



< Figure 3-1 Timer 0, 1 Block Diagram >


Two 8-Bit Mode Function Description

Timer 0, 1 have interval timer mode. A match signal is generated when the counter value is identical to the value data register. The match signal generates a match interrupt, toggle T0OUT and T1OUT, clear counter, and counting resumes.


If the match interrupt is disabled, the match signal do not generates match interrupt request. Therefore, the timer can be used as polling mode. T0CON, T1CON are used to select input clock frequency, counter clear, Interrupt enable control and mode selection.

One 16-Bit Mode Function Description

In 16-bit mode, timer 0 counts upper 8-bit and timer 1 counts lower 8-bit. Input clock is selected by timer 0 control register (T0CON) and timer 1 overflow signal is provided as timer 0 input clock. Timer 1 control register (T1CON) is meaningless in 16-bit mode. Timer 1 interrupt is not generated. Only timer 0 interrupt is generated which represents 16-bit timer match interrupt. When each counter (T0CNT, T1CNT) matches data register (T0DATA, T1DATA), match signal is generated. The match signal generates timer 0 interrupt if it is enabled, clears counters, toggle T0OUT, and counting resumes.



< Figure 3-2 8-Bit Interval Mode Timing diagram (Timer 0) >



< Figure 3-3 Clock Divider reset >

Example 3-1> Timer 0 Sample Code ($f_{osc} = 8.192 \text{ MHz}$, Interval = 1ms, T0OUT = 500 Hz)

```

.org          01h
int_vector:
  BTFSS      INTPND1, 4      ; Timer 0 interrupt check
  GOTO      NEXT_INT       ; Jump to other interrupt routine
  .
  .                       ; Timer 0 interrupt routine
  .
  BCF       INTPND1, 4      ; Clear timer 0 pending bit
NEXT_INT:
  .
  .
  RETI

  BCF       STAT, 4
  BCF       STAT, 5        ; Select ram bank 0

  MOVLW     1Fh
  MOVWF     TODATA        ; Set TODATA 31

  MOVLW     00010000b     ; Set T0CON control register.  $F_{SYS}/256$ 
  MOVWF     T0CON

  BSF       T0CON, 3      ; Timer 0 counter clear

  BSF       STAT,4
  BCF       STAT,5        ; Select ram bank 1

  BSF       PBCONH, 0
  BSF       PBCONH, 1     ; Select PB.4 T0out.

  BSF       INTPND1, 4    ; Clear timer 0 pending bit

  BCF       STAT,4
  BSF       STAT,5        ; Select ram bank 2


  BSF       INTCON1, 4    ; Timer0 interrupt enable
  .
  .

```

Timer 2

Timer 2 is used to watch-time measurement, LCD clock generation, CLKOUT frequency selection and interval timing for the system clock. Watch timer has the following functional components:

- Real Time and Watch-Time Measurement
- Using a Main clock or SUB Clock ($f_{OSC}/128$ or f_{SUB})
- LCD Clock(f_{LCD}) Generator : $f_{T2}/2^9$, $f_{T2}/2^8$, $f_{T2}/2^7$, $f_{T2}/2^6$
- Timing Tests in High-Speed Mode
- Overflow interrupt generation(1s, 0.5s, 0.25s, 3.91ms)
- CLKOUT frequency selection
- Timer 2 control register, T2CON




< Figure 3-4 Timer 2 Block Diagram >

PWM0DAT.1-0	Extended Cycle
00	None
01	2
10	1, 3
11	1, 2, 3

< Table 4-1 PWM output extended cycle >

For example, if the value in the extension data register is '01B', the 2nd cycle will be one pulse longer than the other 3 cycles. *(See Figure 4-2)*



< Figure 4-2 Extended Output >

Example 4-1> PWM0 Sample Code ($f_{osc} = 8.192 \text{ MHz}$, 1 Cycle = $500\mu\text{s}$, Extend 2nd Cycle)

```

.org      01h
int_vector:
    BTFSS    INTPND1, 7      ; PWM0 interrupt check
    GOTO    NEXT_INT       ; Jump to other interrupt routine
    .
    .                       ; PWM0 interrupt routine
    .
    BCF     INTPND1, 7      ; Clear PWM0 pending bit
NEXT_INT:
    .
    .
    RETI

    BCF     STAT, 4
    BSF     STAT, 5        ; Select ram bank 2

    MOVLW   05h           ; Set PWM0 data register
    MOVWF   PWM0DAT       ; Data = 1, Extension = 1

    BSF     STAT.4
    BCF     STAT.5        ; Select ram bank 1

    BSF     PCCONL, 6
    BSF     PCCONL, 7     ; Select PC.3 PWM0 out.

    BCF     STAT, 4
    BSF     STAT, 5        ; Select ram bank 2

    CLRWF   PWM0CON       ;  $f_{osc}/64$ , 8-bit overflow reload, PWM stop


    BCF     INTPND1, 7     ; PWM0 pending bit clear
    BSF     INTCON1, 7     ; PWM0 overflow interrupt enable

    BSF     PWM0CON, 1     ; PWM0 counter clear
    BSF     PWM0CON, 0     ; PWM0 start
    .
    .
    BCF     PWM0CON, 0     ; PWM0 Stop

```

5. Buzzer Out

The TM59PE40 has Buzzer driver that consist of 6-bit counter, clock divider, control register. It generates 50% duty square-wave and the frequency cover a wide range.



< Figure 5-1 Block Diagram >

It can be enabled by setting the bit PB.7 as Buzzer out function. When the Buzzer Out is enabled, the 6-bit counter is cleared and PB.7 output status is '0' and start counting up. If the counter value is match up to period data (BZCON.5-0), then PB.7 output status is toggle and the counter is cleared. Also, the counter is cleared by 6-bit counter overflow. BZCON.5-0 determines output frequency. Frequency calculation is as follows.


$$F_{BZ} = f_{OSC}/2/Prescaler\ Ratio/(Period\ Data + 1)$$

Example 5-1> Output frequency calculation
 System Clock (f_{SYS}) : 8.192MHz
 Prescaler Ratio (BZCON.7-6) : 11 ($f_{SYS}/64$),
 Period Data (BZCON.5-0) : 9

$$F_{BZ} 8.192M / 2 / 64 / (9+1) = 6400 (Hz)$$

Example 5-2> Sample Code

MOVLW	11001001b	; Set PB.7 Buzzer Out
MOVWF	BZCON	; fsys/64, Period Data 9 (6.4 KHz Output)
BSF	STAT,4	
BCF	STAT,5	; slect ram bank1
BSF	PBCONH, 7	
BSF	PBCONH, 6	; Set PB.7 Buzzer Out. Buzzer Enable
.		
.		
BCF	PBCONH, 7	
BCF	PBCONH, 6	; Set PB.7 Input mode. Buzzer Disable



< Figure 5-2 Timing Diagram >

6. I/O Ports

The TM59PE40 has seven I/O ports, PORTA ~ PORTG (Max 52 I/O). These ports can be accessed directly by writing or reading port data register.

Pin Name	Bit	Pin No	Pin Description	I/O	PIN Type
V _{DD} , V _{SS}	-	9,10	Power input pins for internal power block	-	-
X _{IN} , X _{OUT}	-	12,11	Main oscillator pins for main clock	-	-
XT _{IN} , XT _{OUT}	-	14,15	Sub oscillator pins for sub clock	-	-
nTEST	-	13	Chip test input pin. Hold V _{DD} when the device is operating	-	-
BIAS	-	5	LCD BIAS Control pin	-	-
V _{LCD0}	-	6	LCD Voltage	-	-
V _{LCD1}	-	7	LCD Voltage	-	-
V _{LCD2}	-	8	LCD Voltage	-	-
nRESET	-	16	Reset signal input pin. Schmitt trigger input with internal pull-up resistor.	-	R
PORTA	0	1	Schmitt trigger input, Push-pull output, COM0	I/O	L-3
	1	2	Schmitt trigger input, Push-pull output, COM1	I/O	
	2	3	Schmitt trigger input, Push-pull output, COM2	I/O	
	3	4	Schmitt trigger input, Push-pull output, COM3	I/O	
PORTB	0	17	Schmitt trigger input, Push-pull output, Open-Drain output, INT0	I/O	B-1
	1	18	Schmitt trigger input, Push-pull output, Open-Drain output, INT1	I/O	B-1
	2	19	Schmitt trigger input, Push-pull output, Open-Drain output, INT2	I/O	B-1
	3	20	Schmitt trigger input, Push-pull output, Open-Drain output, T0CLK	I/O	B
	4	21	Schmitt trigger input, Push-pull output, Open-Drain output, T0OUT	I/O	B
	5	22	Schmitt trigger input, Push-pull output, Open-Drain output, T1OUT	I/O	B
	6	23	Schmitt trigger input, Push-pull output, Open-Drain output, CLKOUT	I/O	B
	7	24	Schmitt trigger input, Push-pull output, Open-Drain output, Buzzer Output	I/O	B

< Table 6-1 Port Configuration Overview ① >


PORT	Bit	Pin No	Pin Description	I/O	PIN Type
PORTC	0	25	Schmitt trigger input, Push-pull output, Open-Drain output, SCLK	I/O	B
	1	26	Schmitt trigger input, Push-pull output, Open-Drain output, SO	I/O	
	2	27	Schmitt trigger input, Push-pull output, Open-Drain output, SI	I/O	
	3	28	Schmitt trigger input, Push-pull output, Open-Drain output, PWM0, INT3	I/O	
	4	29	Schmitt trigger input, Push-pull output, Open-Drain output, INT4	I/O	B-1
	5	30	Schmitt trigger input, Push-pull output, Open-Drain output, INT5	I/O	
	6	31	Schmitt trigger input, Push-pull output, Open-Drain output, INT6	I/O	
	7	32	Schmitt trigger input, Push-pull output, Open-Drain output, INT7	I/O	
PORTD	0	33	Input, Push-pull output, Open-Drain output, SEG31	I/O	L-2
	1	34	Input, Push-pull output, Open-Drain output, SEG30	I/O	
	2	35	Input, Push-pull output, Open-Drain output, SEG29	I/O	
	3	36	Input, Push-pull output, Open-Drain output, SEG28	I/O	
	4	37	Input, Push-pull output, Open-Drain output, SEG27	I/O	
	5	38	Input, Push-pull output, Open-Drain output, SEG26	I/O	
	6	39	Input, Push-pull output, Open-Drain output, SEG25	I/O	
	7	40	Input, Push-pull output, Open-Drain output, SEG24	I/O	
PORTE	0	41	Input, Push-pull output, SEG23	I/O	L-1
	1	42	Input, Push-pull output, SEG22	I/O	
	2	43	Input, Push-pull output, SEG21	I/O	
	3	44	Input, Push-pull output, SEG20	I/O	
	4	45	Input, Push-pull output, SEG19	I/O	
	5	46	Input, Push-pull output, SEG18	I/O	
	6	47	Input, Push-pull output, SEG17	I/O	
	7	48	Input, Push-pull output, SEG16	I/O	

< Table 6-1 Port Configuration Overview ② >


PORT	Bit	Pin No	Pin Description	I/O	PIN Type
PORTF	0	49	Input, Push-pull output, SEG15	I/O	L-1
	1	50	Input, Push-pull output, SEG14	I/O	
	2	51	Input, Push-pull output, SEG13	I/O	
	3	52	Input, Push-pull output, SEG12	I/O	
	4	53	Input, Push-pull output, SEG11	I/O	
	5	54	Input, Push-pull output, SEG10	I/O	
	6	55	Input, Push-pull output, SEG9	I/O	
	7	56	Input, Push-pull output, SEG8	I/O	
PORTG	0	57	Input, Push-pull output, SEG7	I/O	L-1
	1	58	Input, Push-pull output, SEG6	I/O	
	2	59	Input, Push-pull output, SEG5	I/O	
	3	60	Input, Push-pull output, SEG4	I/O	
	4	61	Input, Push-pull output, SEG3	I/O	
	5	62	Input, Push-pull output, SEG2	I/O	
	6	63	Input, Push-pull output, SEG1	I/O	
	7	64	Input, Push-pull output, SEG0	I/O	

< Table 6-1 Port Configuration Overview ③ >


Pin Circuit




< Figure 6-1 Pin Circuit Type R >




< Figure 6-2 Pin Circuit Type B >




< Figure 6-2 Pin Circuit Type B-1 >




< Figure 6-4 Pin Circuit Type L >



< Figure 6-5 Pin Circuit Type L-1 >



< Figure 6-6 Pin Circuit Type L-2 >



< Figure 6-6 Pin Circuit Type L-3 >

PORTA

Port A has 4-bit I/O Pins. It can be used for normal I/O (Schmitt trigger input, push-pull output) or LCD COM signal output function.

PORTB

Port B has 8-bit I/O Pins. It can be used for normal I/O (Schmitt trigger input, push-pull output, open-drain output) or some alternative function (Timer 0 Clock Input, Timer 0, 1 match output, Buzzer output, External interrupt).

PORTC

Port C has 8-bit I/O Pins. It can be used for normal I/O (Schmitt trigger input, push-pull output, open-drain output) or some alternative function (SCLK, SI, SO, PWM out, External interrupt).

PORTD

Port D as 8-bit I/O Pins. It can be used for normal I/O (Schmitt trigger input, push-pull output, open-drain output) or LCD SEG signal output function.

PORTE

Port E has 8-bit I/O Pins. It can be used for normal I/O (Input, push-pull output) or LCD SEG output.

PORTF

Port F has 8-bit I/O Pins. It can be used for normal I/O (Input, push-pull output), or LCD SEG output.


PORTG

Port G has 8-bit I/O Pins. It can be used for normal I/O (Input, push-pull output), or LCD SEG output.

7. LCD Controller

The LCD controller generates the timing control to drive an up-to-128-dot (4comX32seg) LCD panel. LCD controller has the following components:

- LCD controller/driver
- LCD data register for storing display data: (20h-2Fh: BANK2)
- 32 segment output pins (SEG0.SEG31)
- 4 common output pins (COM0.COM3)
- External LCD operating power supply pins ($V_{LCD0} \sim V_{LCD2}$)
- External Bias pin for controlling the driver and bias voltage
- Internal resistor circuit for LCD bias




< Figure 7-1 LCD Controller Block Diagram >

LCDCON is used to define the timing requirements of the LCD panel, input clock, duty and bias selection, driving circuit selection and display on/off control. Table 7-1 shows COM and SEG pins per Duty Cycle. Timer2 provides LCD clock. Therefore, if the Timer2 is stopped, the LCD controller does not operate. When a sub clock is selected as the LCD clock source, the LCD display is enabled even during main clock stop and idle modes.

Duty	BIAS	COM	SEG	Dot Count
1/2	1/2	COM0 ~ COM1	SEG0 ~ SEG31	64
1/3	1/2	COM0 ~ COM2		96
1/3	1/3	COM0 ~ COM2		96
1/4	1/3	COM0 ~ COM3		128
STATIC	1	COM0		32

< Table 7-1 COM & SEG per Duty >


The individual bits of the LCD data registers are cleared/set to represent a clear/dark pixel, respectively. And the data can be transferred to the segment signal pins automatically without program control.




< Figure 7-2 LCD Buffer Organization >

There are two methods for LCD voltage generation. Figure 7-3 shows internal resistor connections for static, 1/2 and 1/3 bias. The LCD module can also use external resistors to generate the LCD voltages. Figure 7-4 shows external resistor connections for static, 1/2 and 1/3 bias. The LCDCON.7 must be cleared to use external resistors.


Static and 1/3 Bias, $V_{LCD}=3V$



Static and 1/3 Bias, $V_{LCD}=5V$



Static and 1/2 Bias, $V_{LCD}=2.5V$




R : Internal Voltage Dividing Resistor


V_{DD} : 5 V

< Figure 7-4 LCD BIAS Generation by Internal Dividing Resistors >


Static and 1/3 Bias, $V_{LCD}=3V$



Static and 1/3 Bias, $V_{LCD}=5V$



Static and 1/2 Bias, $V_{LCD}=2.5V$




R : External Voltage Dividing Resistor


R_{ADJ} : BIAS Adjust Resistor

V_{DD} : 5 V

< Figure 7-4 LCD BIAS Generation by External Dividing Resistors >



< Figure 7-3 LCD Signal (1/4 Duty, 1/3 Bias) >




< Figure 7-4 LCD Signal(1/3 Duty, 1/3 Bias) >

8. Serial I/O

The SIO can interface with various types of external device that requires serial data transfer. The SIO block has the following components:

- 8-bit Control register (SIOCON)
- Clock selector logic
- 8-bit data buffer (SIODAT)
- 8-bit Prescaler (SIOPS)
- 3-bit serial clock counter
- Serial data I/O pins (SI, SO)
- Serial clock input/output pin (SCLK)

The SIO module can transmit or receive 8-bit serial data at a frequency determined by its corresponding control register settings. To ensure flexible data transmission rates, you can select an internal or external clock source.



< Figure 8-1 SIO Block Diagram >

PROGRAMMING PROCEDURE

To program the SIO module, follow these basic steps:

1. Configure the I/O pins at port (SCLK/SI/SO) by loading the appropriate value to the PCCONL (BANK1, 0BH) register if necessary.
2. Load an 8-bit value to the SIOCON control register to properly configure the serial I/O module. In this operation, SIOCON.2 must be set to "1" to enable the data shifter.
3. For interrupt generation, set the serial I/O interrupt enable bit (INTCON1.2) to "1".
4. When you transmit data to the serial buffer, write data to SIODAT and set SIOCON.3 to 1, the shift operation starts.
5. When the shift operation (transmit/receive) is completed, the SIO pending bit (INTPND1.2) are set to "1" and SIO interrupt request is generated.

SIO CONTROL REGISTERS (SIOCON)

The control register for serial I/O interface module, SIOCON. It has the control setting for SIO module.


- Clock source selection (internal or external) for shift clock
- Edge selection for shift operation
- Clear 3-bit counter and start shift operation
- Shift operation (transmit) enable
- Mode selection (transmit/receive or receive-only)
- Data direction selection (MSB first or LSB first)

A reset clears the SIOCON value to "00H". This configures the corresponding module with an internal clock source at the SCLK, selects receive-only operating mode, and clears the 3-bit counter. The data shift operation and the interrupt are disabled. The selected data direction is MSB-first.


SIO PRE-SCALER REGISTER (SIOPS)

The SIOPS register is prescaler register for serial I/O interface module. The value stored in the SIOPS lets you determine the SIO clock rate (baud rate) as follows:


$$\text{Baud rate} = \text{Input clock } (f_{\text{SYS}} / 4) / (\text{SIOPS} + 1) \text{ or SCLK input clock.}$$



< Figure 8-2 SIO Transmit/Receive Mode (Tx at falling edge) >



< Figure 8-3 SIO Transmit/Receive Mode (Tx at rising edge) >



< Figure 8-4 SIO Receive-Only Mode (Rising edge start) >

9. Electrical Characteristics

Absolute Maximum Ratings ($T_A = 25\text{ }^\circ\text{C}$)

Parameter	Rating	Unit
Supply voltage	- 0.3 to + 6.5	V
Input voltage	- 0.3 to $V_{DD} + 0.3$	
Output voltage	- 0.3 to $V_{DD} + 0.3$	
Output current high per 1 PIN	- 15	mA
Output current high per all PIN	- 60	
Output current low per 1 PIN	+ 30	
Output current low per all PIN	+ 100	
Maximum Operating Voltage	5.5	V
Operating temperature	- 40 to + 85	$^\circ\text{C}$
Storage temperature	- 65 to + 150	

DC Characteristics ($T_A = -40\text{ }^\circ\text{C}$ to + 85 $^\circ\text{C}$, $V_{DD} = 2.0\text{ V}$ to 5.5 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input High Voltage	V_{IH1}	Except V_{IH2} , V_{IH3}	$0.7 V_{DD}$	-	V_{DD}	V
	V_{IH2}	Port B, Port C, nRESET	$0.8 V_{DD}$			
	V_{IH3}	X_{IN} , X_{OUT} , XT_{IN} , XT_{OUT}	$V_{DD} - 0.5$			
Input Low Voltage	V_{IL1}	Except V_{IL2} , V_{IL3}	-	-	$0.3 V_{DD}$	
	V_{IL2}	PORTB, PORTC, nRESET			$0.2 V_{DD}$	
	V_{IL3}	X_{IN} , X_{OUT} , XT_{IN} , XT_{OUT}			0.1	
Output High Voltage	V_{OH1}	$V_{DD} = 4.5$ to 5.5 V, $I_{OH} = -1\text{ mA}$ All output ports	$V_{DD} - 1.0$	$V_{DD} - 0.3$	-	
Output Low Voltage	V_{OL1}	$V_{DD} = 4.5$ to 5.5 V, $I_{OL} = 15\text{ mA}$ Port B, Port C	-	-	2.0	
	V_{OL2}	$V_{DD} = 4.5$ to 5.5 V, $I_{OL} = 10\text{ mA}$ Except V_{OL1}	-	-	2.0	
Input Leakage Current(pin high)	I_{ILH1}	$V_{IN} = V_{DD}$ Except I_{ILH2}	-	-	3	μA
	I_{ILH2}	$V_{IN} = V_{DD}$ X_{IN} , X_{OUT} , XT_{IN} , XT_{OUT}	-	-	20	
Input Leakage Current(pin low)	I_{ILL1}	$V_{IN} = 0\text{ V}$ Except nRESET, I_{ILL2}	-	-	-3	
	I_{ILL2}	$V_{IN} = 0$ X_{IN} , X_{OUT} , XT_{IN} , XT_{OUT}	-	-	-20	
Output Leakage Current(pin high)	I_{OLH}	$V_{OUT} = V_{DD}$ All output pins	-	-	3	
Output Leakage Current(pin low)	I_{OLL}	$V_{OUT} = 0$ All output pins	-	-	-3	

Parameter	Symbol	Conditions	Min	Typ	Max	Unit	
Pull-Up Resistor	R _{PP1}	V _{DD} = 5V	V _{IN} = 0 V; T _A = 25 °C Ports A–G	25	50	100	kΩ
		V _{DD} = 3V		50	100	150	
	R _{PP2}	V _{DD} = 5V	V _{IN} = 0 V; T _A = 25 °C nRESET	150	250	400	
		V _{DD} = 3V		300	500	700	
OSC feed back resistors	R _{OSC1}	V _{DD} = 5 V, T _A = 25 °C X _{IN} = V _{DD} , X _{OUT} = 0V	300	600	1500	kΩ	
	R _{OSC2}	V _{DD} = 5 V, T _A = 25 °C XT _{IN} = V _{DD} , XT _{OUT} = 0V	1500	3000	4500		
LCD Voltage Dividing Resister	R _{LCD}	T _A = 25 °C	100	150	200		
COM output voltage deviation	V _{COM}	- 15 μA per common PIN	-	-	120	mV	
SEG output voltage deviation	V _{SEG}		-	-	120		
V _{LCD0} Output Voltage	V _{LCD0}	VDD=2.7V to 5.5V, 1/3 bias Internal Dividing Resistor	0.6VDD -0.2	0.6VDD	0.6VDD +0.2	V	
V _{LCD1} Output Voltage	V _{LCD1}		0.4VDD -0.2	0.4VDD	0.4VDD +0.2		
V _{LCD2} Output Voltage	V _{LCD2}		0.2VDD -0.2	0.2VDD	0.2VDD +0.2		
Supply Current ^(note 1)	I _{DD1} ^(note 2)	V _{DD} =5V ± 10 %, 8 MHz	-	8.0	14.0	mA	
		V _{DD} =5V ± 10 %, 4 MHz		4.0	7.0		
		V _{DD} =3V ± 10 %, 8 MHz		4.0	7.0		
		V _{DD} =3V ± 10 %, 4 MHz		2.0	4.0		
	I _{DD2} ^(note 2)	Idle, V _{DD} =5V ± 10 %, 8 MHz		1.3	3.0		
		Idle, V _{DD} =5V ± 10 %, 4 MHz		0.9	1.8		
		Idle, V _{DD} =3V ± 10 %, 8 MHz		0.8	1.6		
		Idle, V _{DD} =3V ± 10 %, 4 MHz		0.4	0.8		
	I _{DD3} ^(note 3)	V _{DD} =3V ± 10 %, 32768 Hz		15.0	30.0	μA	
	I _{DD4} ^(note 3)	Idle, V _{DD} =3V ± 10 %, 32768 Hz		6.0	15.0		
I _{DD5} ^(note 4)	V _{DD} =5V ± 10 %, STOP mode	0.5	3.0				
	V _{DD} =3V ± 10 %, STOP mode	0.3	2.0				

NOTE:


- Supply current does not include current drawn through internal pull-up resistors, LCD voltage dividing resistors, and external output current loads.
- I_{DD1} and I_{DD2} include power consumption for subsystem clock oscillation.
- I_{DD3} and I_{DD4} are current when main system clock oscillation stops and the subsystem clock is used.
- I_{DD5} is current when main system clock and subsystem clock oscillation stops.
- Every values in this table is measured when Non-divided system clock.

Clock Timing Constants ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)


Oscillator	Conditions	Min	Typ	Max	Unit
External Clock	$V_{DD} = 2.5$ to 5.5 V	0.4	-	16	MHz
	$V_{DD} = 2.0$ to 5.5 V	0.4	-	4.2	
External RC (note 1)	$V_{DD} = 5$ V	0.4	-	2	
	$V_{DD} = 3$ V	0.4	-	1	
SUB Clock	-	32	32.768	35	KHz

NOTE:


1. Tolerance : $\pm 10\%$ at $T_A = 25^{\circ}\text{C}$



External Oscillator Circuit
(Crystal or Ceramic)




Sub-Clock Oscillator Circuit
(Crystal or Ceramic)



External R-C Oscillator


A.C Characteristics ($T_A = -40\text{ }^\circ\text{C}$ to $+85\text{ }^\circ\text{C}$, $V_{DD} = 2.0\text{ V}$ to 5.5 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
SCLK cycle time	t_{SCLK}	External SCLK Source	1,000	-	-	ns
		Internal SCLK Source	1,000			
SCLK high, low width	t_{SH}, t_{SL}	External SCLK Source	500			
		Internal SCLK Source	$T_{SCLK} / 2-50$			
SI setup time SCLK high	t_{SIS}	External SCLK Source	250			
		Internal SCLK Source	250			
SI hold time SCLK high	t_{SIH}	External SCLK Source	400			
		Internal SCLK Source	400			
Output delay SCLK to SO	t_{SOD}	External SCLK Source	-	-	300	
		Internal SCLK Source	-	-	250	



External Interrupt Characteristics ($T_A = -40\text{ }^\circ\text{C}$ to $+85\text{ }^\circ\text{C}$, $V_{DD} = 2.0\text{ V}$ to 5.5 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
External Interrupt Input High Voltage	V_{EIH}	-	$0.8 V_{DD}$	-	V_{DD}	V
External Interrupt Input Low Voltage	V_{EIL}	-	-	-	$0.2 V_{DD}$	V
External Interrupt Input Width	t_{INTH} t_{INTL}	$V_{DD} = 5\text{ V} \pm 10\%$	-	200	-	ns


Reset Timing Characteristics ($T_A = -40\text{ }^\circ\text{C}$ to $+85\text{ }^\circ\text{C}$, $V_{DD} = 2.0\text{ V}$ to 5.5 V)

Parameter	Conditions	Min	Typ	Max	Unit
Input High Voltage	-	$0.8 V_{DD}$	-	V_{DD}	V
Input Low Voltage	-	-	-	$0.2 V_{DD}$	V
Reset Input Low Width	Input $V_{DD} = 5\text{ V} \pm 10\%$	-	1	-	μs

Data Retention Supply Voltage in Stop Mode
($T_A = -40\text{ }^\circ\text{C}$ to $+85\text{ }^\circ\text{C}$, $V_{DD} = 2.0\text{ V}$ to 5.5 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Data retention supply voltage	V_{DR}	-	2.0	-	5.5	V
Data retention supply current	I_{DR}	STOP mode, $T_A = 25\text{ }^\circ\text{C}$ $V_{DR} = 2.0\text{ V}$	-	-	1	μA

10. Packaging Information

● Order information: “IC Type” “XX” “YY” “C” “Z”.

1. “IC TYPE”: TM59PE40
2. “XX”: Package Type
 - QFP Code: QF
3. “YY”: IC Pin Number
 - Pin Number: 64 Code: 64
4. “C”: Reserve (Must write be “C”)
5. “Z”: Package material
 - Package material: Pb-free Code: W
 - Package material: Green Package Code: G

● 64-QFP Package Dimension

64 lead, Quad Flat Package
Dimension in Millimeters

